EEWORLDEEWORLDEEWORLD

Part Number

Search

8N3Q001LG-0010CDI8

Description
IC osc clock QD freq 10clcc
Categorysemiconductor    Analog mixed-signal IC   
File Size63KB,10 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric View All

8N3Q001LG-0010CDI8 Online Shopping

Suppliers Part Number Price MOQ In stock  
8N3Q001LG-0010CDI8 - - View Buy Now

8N3Q001LG-0010CDI8 Overview

IC osc clock QD freq 10clcc

8N3Q001LG-0010CDI8 Parametric

Parameter NameAttribute value
Datasheets
FemtoClock®
NG Ordering Guide
IDT8N3Q001 Rev G
Standard Package1,000
CategoryIntegrated Circuits (ICs)
FamilyClock/Timing - Programmable Timers and Oscillators
PackagingTape & Reel (TR)
TypeClock Oscill
Cou-
Frequency622.08MHz, 644.5313MHz, 669.3266MHz, 672.16MHz
Voltage - Supply2.375 V ~ 2.625 V
Current - Supply136mA
Operating Temperature-40°C ~ 85°C
Package / Case10-CLCC
Supplier Device Package10-CLCC (7x5)
Mounting TypeSurface Mou
Other NamesIDT8N3Q001LG-0010CDI8IDT8N3Q001LG-0010CDI8-ND
Default Frequency and VCXO Pull Range
Order Information for Ceramic 5x7 Devices
ORDERING INFORMATION
Ordering Information for FemtoClock
®
NG Ceramic-Package XO and VCXO Products
The programmable VCXO and XO devices support a variety of
devices options such as the output type, number of default frequen-
cies, internal crystal frequency, power supply voltage, ambient
temperature range and the frequency accuracy. The device options,
default frequencies and VCXO pull range must be specified at the
time of order and are programmed by IDT before the shipment. Table
1 specifies the available order codes including the device options.
Table 2 to table 4 specify the default frequency configurations.
Example part number: order code 8N3QV01FD-0001CDI specifies a
programmable, quad default-frequency VCXO with a voltage supply
of 2.5V, a LVPECL output, a
50
ppm crystal frequency accuracy,
contains a 114.285MHz internal crystal as frequency source,
industrial temperature range, a lead-free (6/6 RoHS) 10-lead ceramic
5mm x 7mm x 1.55mm package and is factory-programmed to the
default frequencies of 100, 122.88, 125 and 156.25MHz and to the
VCXO pull range of min.
100
ppm. The default frequency
configuration is found in table 1.
Other default frequencies and order codes are available from IDT on
request.
Look up default frequencies from tables 2, 3 and 4 by using the
left-most frequency column for single-frequency devices, the two
left-most columns for dual and all four columns for quad-frequency
devices, respectively.
Table 1. Order Codes
8N X
X
XXX X X - dddd XX X
X
Shipping Package
8:
Tape & Reel
(no letter): Tray
Ambient Temperature Range
“I”: Industrial: (T
A
= -40°C to 85°C)
(no letter) : (T
A
= 0°C to 70°C)
Package Code
CD:
Lead-Free, 6/10-lead ceramic 5mm x 7mm x 1.55mm
Number of Default Frequencies
S:
1: Single
D:
2: Dual
Q:
4: Quad
Default-Frequency and VCXO Pull Range
See
document
FemtoClock NG Ceramic-Package XO and VCXO
Ordering Product Information.
dddd
Part Number
Function #Pins
001
003
V01
V03
V75
V76
V85
085
270
271
272
273
XO
XO
VCXO
VCXO
VCXO
VCXO
VCXO
XO
XO
XO
XO
XO
10
10
10
10
6
6
6
6
6
6
6
6
OE fct. at
pin
OE@2
OE@1
OE@2
OE@1
OE@2
nOE@2
OE@1
OE@1
OE@2
nOE@2
nOE@1
Die Revision
G
Option Code (Supply Voltage and Frequency-Stability)
A:
V
CC
= 3.3V±5%, ±100ppm
B:
V
CC
= 2.5V±5%, ±100ppm
E:
V
CC
= 3.3V±5%, ±50ppm
F:
V
CC
= 2.5V±5%, ±50ppm
K:
V
CC
= 3.3V±5%, ±20ppm
L:
V
CC
= 2.5V±5%, ±20ppm
Last digit =
L:
configuration pre-programmed and not changable
0000
to
0999
1000
to
1999
2000
to
2999
f
XTAL
(MHz)
114.285
100.000
PLL feedback
Fractional
Integer
Fractional
Use for
VCXO, XO
XO
XO
Table
2
3
4
FemtoClock NG
I/O Identifier
0:
LVCMOS
3:
LVPECL
4:
LVDS
REVISION 24 MARCH 28, 2012
1
©2012 Integrated Device Technology, Inc.
Ultra-precision long delay circuit
[i=s]This post was last edited by jameswangsynnex on 2015-3-3 20:00[/i]...
lorant Mobile and portable
AgilentLVDC transmission system test solution
Agilent LVDS transmission system test solution 2010-05-16 21:56:51 Source: China Power Grid 我要评论(44)--> Keywords:Agilent -->AgilentLVDS -->LVDS传输系统 -->transmission systemFPGA -->FPGALVDS is the abbrev...
安_然 Analogue and Mixed Signal
Application explanation of op amp
[i=s] This post was last edited by Know How to Cherish on 2014-6-21 23:39[/i] The circuits composed of operational amplifiers are diverse and dazzling, and they are the focus of learning analog circui...
懂得珍惜 Analog electronics
Experts, please help me with some of the problems with assembly and C mixed compilation.
1. Source code: asm cld asm rep outsw(insw) ----When compiling, this sentence prompts that the syntax structure configure is wrong. 2. In addition, when compiling, the identifiers (legal) in the assem...
wewe2000 Embedded System
What happened to the ccs loader error? Urgent!
The following error occurs when loading the program:load failed, A section of your program falls into a memory region that is not writable. Check your linker configuration and/or memory map.What is th...
helly DSP and ARM Processors
DSP learning related problems and solutions:
1. Problem description: There is an error when connecting to JTag, and it cannot be connected. Error message: Error connecting to the target: Error 0x80000200/-1047 Fatal Error during: OCS, PTI_ERR_EM...
Jacktang DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1670  2785  2893  84  2768  34  57  59  2  56 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号