EEWORLDEEWORLDEEWORLD

Part Number

Search

8N4DV85FC-0075CDI8

Description
IC osc vcxo dual freq 6-clcc
Categorysemiconductor    Analog mixed-signal IC   
File Size344KB,18 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Environmental Compliance  
Download Datasheet Parametric View All

8N4DV85FC-0075CDI8 Online Shopping

Suppliers Part Number Price MOQ In stock  
8N4DV85FC-0075CDI8 - - View Buy Now

8N4DV85FC-0075CDI8 Overview

IC osc vcxo dual freq 6-clcc

8N4DV85FC-0075CDI8 Parametric

Parameter NameAttribute value
Datasheets
IDT8N4DV85
FemtoClock®
NG Ordering Guide
PCN Assembly/Origi
Passivation Thickness 12/Sep/2013
Standard Package1,000
CategoryIntegrated Circuits (ICs)
FamilyClock/Timing - Programmable Timers and Oscillators
PackagingTape & Reel (TR)
TypeVCXO
Cou-
Frequency150MHz, 75MHz
Voltage - Supply2.375 V ~ 2.625 V
Current - Supply136mA
Operating Temperature-40°C ~ 85°C
Package / Case6-CLCC
Supplier Device Package6-CLCC (7x5)
Mounting TypeSurface Mou
Other NamesIDT8N4DV85FC-0075CDI8IDT8N4DV85FC-0075CDI8-ND
LVDS Dual-Frequency Programmable VCXO
IDT8N4DV85
DATASHEET
General Description
The IDT8N4DV85 is a LVDS Dual-Frequency Programmable VCXO
with very flexible frequency and pull-range programming capabilities.
The device uses IDT’s fourth generation FemtoClock® NG
technology for an optimum of high clock frequency and low phase
noise performance. The device accepts 2.5V or 3.3V supply and is
packaged in a small, lead-free (RoHS 6) 6-lead ceramic 5mm x 7mm
x 1.55mm package.
The device can be factory-programmed to any two frequencies in the
range of 15.476MHz to 866.67MHz and from 975MHz to 1300 MHz
to the very high degree of frequency precision of 218Hz or better.
The output frequency is selected by the FSEL pin. The extended
temperature range supports wireless infrastructure,
telecommunication and networking end equipment requirements.
Features
Fourth generation FemtoClock® NG technology
Programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1300MHz
Two factory-programmed output frequencies
Frequency programming resolution is 218Hz and better
Absolute pull range (APR) programmable from ±4.5 to ±754.5ppm
One 2.5V or 3.3V LVDS clock output
Output enable control input, LVCMOS/LVTTL compatible
RMS phase jitter @ 156.25MHz (12kHz - 20MHz): 0.47ps (typical)
2.5V or 3.3V supply voltage
-40°C to 85°C ambient operating temperature
Lead-free (RoHS 6) 6-lead ceramic 5mm x 7mm x 1.55mm
package
Block Diagram
OSC
114.285 MHz
2
Pin Assignment
÷P
PFD
&
LPF
FemtoClock® NG
VCO
1950-2600MHz
÷N
Q
nQ
VC 1
FSEL 2
GND 3
6 V
CC
5 nQ
4 Q
÷MINT,
MFRAC
9
IDT8N4DV85
6-lead ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
VC
Pulldown
A/D
23
Configuration Register (ROM)
(Frequency, Pull range, Polarity)
7
FSEL
IDT8N4DV85CCD REVISION B NOVEMBER 20, 2013
1
©2013 Integrated Device Technology, Inc.
Wanted: Yicheng Blood Glucose Meter
RT Need model 5D-1 (the one that everyone disassembled and DIYed) Need 10 (at least) No batteries and battery covers needed If you see a cheap one on Taobao, please let me know. Thanks...
lidonglei1 Buy&Sell
UPS power supply monitoring method
The choice of monitoring method determines the maintenance approach and cost of the monitoring system. Therefore, the selection of monitoring method should be based on the principles of convenience an...
木犯001号 Power technology
Question: Under ucos, about TFT6758 display and buzzer tasks
Under the ucos operating system, an experiment was conducted on smartarm2200 using ZLGGUI and TFT6758. A total of two tasks were established: Chinese character display and buzzer sound. The main funct...
idonotknow0914 Real-time operating system RTOS
Repost a design tip
The information on design skills is very good and I hope it will be helpful to beginners!...
呱呱 FPGA/CPLD
Why can't the lattice fpga read the id when configured with 8e
Why can't the lattice fpga read the id when configuring 8e, but can successfully configure 5e, but fails to configure 8e? I have a question. I successfully configured 8e once after configuring 5e, but...
whllieying FPGA/CPLD
Recruiting MCU embedded software development
Headhunting position [Shenzhen] Job responsibilities: 1. Participate in the technical development and feasibility analysis of the R&D department. 2. Responsible for the writing and debugging of the ro...
ff318421749 Recruitment

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1507  1279  2645  2330  1772  31  26  54  47  36 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号