KMPC8540VT667LC datasheet, PDF

Datasheet> All Categories > semiconductor> The embedded processor and controller> KMPC8540VT667LC

KMPC8540VT667LC: DescriptionIC mpu pwrquicc 783-fcpbga; Categorysemiconductor The embedded processor and controller; File Size146KB，24 Pages; ManufacturerFREESCALE (NXP); Environmental Compliance

Download Datasheet Parametric View All

KMPC8540VT667LC Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	KMPC8540VT667LC	-	-	View	Buy Now

KMPC8540VT667LC Overview

IC mpu pwrquicc 783-fcpbga

KMPC8540VT667LC Parametric

Parameter Name	Attribute value
Datasheets
MPC8540 Product Brief
MPC8540
Product Photos
784-BBGA, FCBGA
Standard Package	2
Category	Integrated Circuits (ICs)
Family	Embedded - Microprocessors
Packaging	Tray
Core Process	PowerPC e500
Number of Cores/Bus Width	1 Core, 32-Bi
Speed	667MHz
Co-Processors/DSP	-
RAM Controllers	DDR, SDRAM
Graphics Accelerati	N
Display & Interface Controllers	-
Etherne	10/100 Mbps (1), 10/100/1000 Mbps (2)
SATA	-
USB	-
Voltage - I/O	2.5V, 3.3V
Operating Temperature	0°C ~ 105°C
Security Features	-
Package / Case	784-BBGA, FCBGA
Supplier Device Package	783-FCPBGA (29x29)
Additional Interfaces	DUART, I²C, PCI, RapidIO

Preview

Download Datasheet

View All

Freescale Semiconductor

MPC8540PB

Rev. 0.1, 1/2005

MPC8540 PowerQUICC III™ Integrated Host

Processor Product Brief

The MPC8540 integrates a PowerPC™ processor core with system logic required for networking, storage, and

general-purpose embedded applications. The MPC8540 is a member of a growing family of products that combine

system-level support for industry standard interfaces to processors that implement the PowerPC architecture. This

chapter provides a high-level description of the features and functionality of the MPC8540 integrated

microprocessor.

Introduction

The MPC8540 uses the e500 core and RapidIO interconnect technology to balance processor performance with I/O

system throughput. The e500 core implements the enhanced Book E instruction set architecture and provides

unprecedented levels of hardware and software debugging support.

In addition, the MPC8540 offers 256 Kbytes of L2 cache, 2 integrated 10/100/1Gb three-speed Ethernet controllers

(TSECs), a 10/100 maintenance port, a DDR SDRAM memory controller, a 64-bit PCI/PCI-X controller, an 8-bit

RapidIO port, a programmable interrupt controller, an I

C controller, a 4-channel DMA controller, a

general-purpose I/O port, and 2 universal asynchronous receiver/transmitters (DUART). The high level of

integration in the MPC8540 simplifies board design and offers significant bandwidth and performance.

MPC8540 Overview

The following section provides a high-level overview of the features of the MPC8540.

MPC8540 Overview

•

Section 3.1, “e500 Core Overview,” in the reference manual includes a comprehensive list of e500 core

features.

256-Kbyte L2 cache/SRAM

— Can be configured as follows:

– Full cache mode (256-Kbyte cache)

– Full memory-mapped SRAM mode (256-Kbyte SRAM mapped as a single 256-Kbyte block or two

128-Kbyte blocks)

– Half SRAM and half cache mode (128-Kbyte cache and 128-Kbyte memory-mapped SRAM)

— Full error checking and correction (ECC) support on 64-bit boundary in both cache and SRAM modes

— Cache mode supports instruction caching, data caching, or both

— External masters can force data to be allocated into the cache through programmed memory ranges or

special transaction types (stashing).

— Eight-way set-associative cache organization (1024 sets of 32-byte cache lines)

— Supports locking the entire cache or selected lines. Individual line locks are set and cleared through

Book E instructions or by externally mastered transactions.

— Global locking and flash clearing done through writes to L2 configuration registers

— Instruction and data locks can be flash cleared separately

— Read and write buffering for internal bus accesses

— SRAM features include the following:

– I/O devices access SRAM regions by marking transactions as snoopable (global).

– Regions can reside at any aligned location in the memory map.

– Byte-accessible ECC is protected using read-modify-write transactions accesses for smaller than

cache-line accesses

Address translation and mapping unit (ATMU)

— Eight local access windows define mapping within local 32-bit address space

— Inbound and outbound ATMUs map to larger external address spaces

– Three inbound windows plus a configuration window on PCI/PCI-X

– Four inbound windows plus a default and configuration window on RapidIO

– Four outbound windows plus default translation for PCI

– Eight outbound windows plus default translation for RapidIO

DDR memory controller

— Programmable timing supporting DDR-1 SDRAM

— 64-bit data interface, up to 333-MHz data rate

— Four banks of memory supported, each up to 1 Gbyte

— DRAM chip configurations from 64 Mbits to 1 Gbit with x8/x16 data ports

— Full ECC support

— Page mode support (up to 16 simultaneous open pages)

— Contiguous or discontiguous memory mapping

— Read-modify-write support for RapidIO atomic increment, decrement, set, and clear transactions

— Sleep mode support for self-refresh SDRAM

MPC8540 PowerQUICC III™ Integrated Host Processor Product Brief, Rev. 0.1

Freescale Semiconductor

Recommended Resources

X-Class CMOS sensor, do you know it?

The latest application principle circuit of CFB amplifier

Two common-emitter transistor amplifiers connected to form a directly coupled two-stage amplifier

Touch lighting delay switch circuit 2

Double throw switch circuit

Adjustable current source circuit diagram using op amp

AD conversion problem: I wrote an AD conversion program for MSP430F149. I burned it into the microcontroller and found that it always displays a number (not zero, 1.77V) when there is no analog input voltage. I checked the ...; PuesueDream Microcontroller MCU

Kernel debugging problem, how can I debug it?: How to debug after the kernel is downloaded to the board? After the download is successful, the debugger toolbar appears, but when I select break, there is no response. What is the problem? A BW t HB ...; hzlegender Embedded System

12864 driver always stops at busy check, please help: The driver I wrote before can be used normally. Today, I need to use it. I took out the program and found that the program can't be used. It always stops in the busy query loop. I don't know what's go...; Linasity MCU

Bluetooth and WUSB work together to achieve perfect UWB connection: 作者：德州仪器，Tami Gaoni Feldman、Danny Kedar、Matt Kurtz、Itay Sherman以及Yoram Solomon合著第三代(3G)手机可提供带有更多功能的广泛特性。当消费者从其通信设备上获得最新及更好的功能时，他们还继续要求从一块电池上获得更长的工作时间及更小的外形系数。尽管IC集成可帮助解决设备尺寸问题，但同时也会增加设计复杂性及限制设计灵活性。今天的移...; tmily Energy Infrastructure?

Wince interface smooth movement processing problem~~~~~ urgent: I am now processing a wince interface effect, and the requirement is to make the effect as smooth as the list movement in M8, mobile. My processing method is to use a thread to asynchronously process ...; zhaoxianglun Embedded System

EEWORLD University - Master the basic knowledge and artistic design of high-voltage gate driver design: Master the basics and artistic design of high-voltage gate driver design : https://training.eeworld.com.cn/course/5278This in-depth discussion will cover how to drive these state-of-the-art power tran...; hi5 Talking

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components