EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

GRM2196R2A430JZ01D

Description
CAPACITOR, CERAMIC, MULTILAYER, 100V, R2H, 0.000043uF, SURFACE MOUNT, 0805, CHIP, ROHS COMPLIANT
CategoryPassive components    capacitor   
File Size40KB,1 Pages
ManufacturerMurata
Websitehttps://www.murata.com
Environmental Compliance
Download Datasheet Parametric View All

GRM2196R2A430JZ01D Overview

CAPACITOR, CERAMIC, MULTILAYER, 100V, R2H, 0.000043uF, SURFACE MOUNT, 0805, CHIP, ROHS COMPLIANT

GRM2196R2A430JZ01D Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid1874012119
package instruction, 0805
Reach Compliance Codecompliant
ECCN codeEAR99
capacitance0.000043 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high0.85 mm
JESD-609 codee3
length2 mm
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance5%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
Package formSMT
method of packingTR, PAPER, 7 INCH
positive tolerance5%
Rated (DC) voltage (URdc)100 V
size code0805
surface mountYES
Temperature characteristic codeR2H
Temperature Coefficient-220+/-60ppm/Cel ppm/°C
Terminal surfaceTin (Sn)
Terminal shapeWRAPAROUND
width1.25 mm
Qsys system uses NiosII and custom AvalonMM slave interface to generate the system without reset input port?
I customized a hardware algorithm for finding the greatest common divisor of two numbers a and b, and then connected it to the Qsys system using the avalon MM slave device interface. The system includ...
zpccx FPGA/CPLD
ucos
Hello everyone, I've recently been learning about the ucos system. In the OSTickISR function, there is an OSIntNesting. What is the function of this variable? ? ? ?...
jinzhongxiao Real-time operating system RTOS
We have officially resumed work. Have all the measures been implemented?
Is there anyone checking your temperature at the door of your company? Do you all wear masks and gloves to work? Do you disinfect before entering the company? . . ....
led2015 Talking
List of FPGA Logic Design Considerations
This is a list of things to note in logic design. Errors caused by this often make the design unreliable or slow. In order to improve design performance and increase reliability at speed, you must mak...
eeleader FPGA/CPLD
Analysis of a very classic triode switching circuit
Very simple, detailed and practical analysis of the classic triode switching circuit...
linda_xia Analog electronics
China Video Tutorial Base
Let's share good resources. Haha, I think it's good. I'd like to give it a thumbs up [url=http://www.shpnet.cn/index.php?fromuid=94385]China Video Tutorial Base[/url]...
jackfool Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2029  486  1204  1043  1721  41  10  25  21  35 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号