CL21C1R0CBAGLNP datasheet, PDF

CL21C1R0CBAGLNP: DescriptionCeramic Capacitor, Multilayer, Ceramic, 50V, 25% +Tol, 25% -Tol, C0G, -/+30ppm/Cel TC, 0.000001uF, 0805,; CategoryPassive components capacitor; File Size549KB，35 Pages; ManufacturerSAMSUNG; Websitehttp://www.samsung.com/Products/Semiconductor/; Environmental Compliance

Download Datasheet Parametric View All

CL21C1R0CBAGLNP Overview

Ceramic Capacitor, Multilayer, Ceramic, 50V, 25% +Tol, 25% -Tol, C0G, -/+30ppm/Cel TC, 0.000001uF, 0805,

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	817637112
package instruction	, 0805
Reach Compliance Code	compliant
Country Of Origin	Mainland China, Philippines, South Korea
ECCN code	EAR99
YTEOL	2
capacitance	0.000001 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	0.65 mm
JESD-609 code	e3
length	2 mm
multi-layer	Yes
negative tolerance	25%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package form	SMT
method of packing	Bulk
positive tolerance	25%
Rated (DC) voltage (URdc)	50 V
series	CL21(C/T,50 V,LT10P)
size code	0805
Temperature characteristic code	C0G
Temperature Coefficient	30ppm/Cel ppm/°C
Terminal surface	Matte Tin (Sn) - with Nickel (Ni) barrier
width	1.25 mm

Multilayer Ceramic Capacitor

DDR3 IP core instantiation guidance required: There are 3 DDR3 chips on the schematic diagram, two of which output 16-bit data, and the remaining one outputs 8-bit data. These 3 DDR3s share address lines and control signals. I want to know how to...; robertslyh FPGA/CPLD

There is an H bridge in the lower right corner. But after soldering, the 9013 in the lower left corner keeps smoking. Can anyone tell me? !: ...; sunruiiris MCU

[HPM-DIY] Pseudo 3D game doom ported to HPM6750: DOOM is a first-person shooter game produced by id Software and published by Bethesda . It is available on PS4, XBOXONE, PC, and Nintendo Switch. On December 2, 2016, the game won the TGA 2016 Best So...; RCSN Domestic Chip Exchange

How to reset xilinx after loading?: How can Xilinx FPGA, such as Spartan3, reset itself after program loading, i.e., assign initial values to the registers of the entire FPGA? That is, the reset input rst of the top module is low after ...; eeleader-mcu FPGA/CPLD

Invalid declaration when using IP4_ADDR(ipaddr, a,b,c,d): When using the RAW API interface programming in LWIP to set the local IP, the following error occurs:Is there something wrong with the format I used? How should I modify it?...; 荔枝星球宇航员 Programming Basics

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components