EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

CD4724BNSR

Description
Latches CMOS 8B Addressable Latch
Categorylogic    logic   
File Size392KB,9 Pages
ManufacturerTexas Instruments
Websitehttp://www.ti.com.cn/
Environmental Compliance
Stay tuned Parametric Compare

CD4724BNSR Online Shopping

Suppliers Part Number Price MOQ In stock  
CD4724BNSR - - View Buy Now

CD4724BNSR Overview

Latches CMOS 8B Addressable Latch

CD4724BNSR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerTexas Instruments
Parts packaging codeSOIC
package instructionGREEN, PLASTIC, SOP-16
Contacts16
Reach Compliance Codecompli
Other featuresLATCH ACTS AS 1-OF-8 DEMULTIPLEXER
series4000/14000/40000
JESD-30 codeR-PDSO-G16
length10.2 mm
Load capacitance (CL)50 pF
Logic integrated circuit typeD LATCH
Number of digits1
Number of functions1
Number of terminals16
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Output polarityTRUE
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Encapsulate equivalent codeSOP16,.3
Package shapeRECTANGULAR
Package formSMALL OUTLINE
method of packingTAPE AND REEL
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply5/15 V
Prop。Delay @ Nom-Su400 ns
propagation delay (tpd)400 ns
Certification statusNot Qualified
Maximum seat height2 mm
Maximum supply voltage (Vsup)18 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelMILITARY
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
Trigger typeLOW LEVEL
width5.3 mm

CD4724BNSR Related Products

CD4724BNSR CD4724BPW CD4724BNSRE4 CD4724BNSRG4 CD4724BPWG4 CD4724BPWE4
Description Latches CMOS 8B Addressable Latch Latches CMOS 8B Addressable Latch Latches CMOS 8B Addressable Latch Latches CMOS 8B Addressable Latch Latches CMOS 8B Addressable Latch Latches CMOS 8B Addressable Latch
Is it Rohs certified? conform to conform to conform to conform to conform to conform to
Maker Texas Instruments Texas Instruments Texas Instruments Texas Instruments Texas Instruments Texas Instruments
Parts packaging code SOIC TSSOP SOIC SOIC TSSOP TSSOP
package instruction GREEN, PLASTIC, SOP-16 GREEN, PLASTIC, TSSOP-16 GREEN, PLASTIC, SOP-16 SOP, SOP16,.3 GREEN, PLASTIC, TSSOP-16 GREEN, PLASTIC, TSSOP-16
Contacts 16 16 16 16 16 16
Reach Compliance Code compli compli compli compli compliant compliant
Other features LATCH ACTS AS 1-OF-8 DEMULTIPLEXER LATCH ACTS AS 1-OF-8 DEMULTIPLEXER LATCH ACTS AS 1-OF-8 DEMULTIPLEXER LATCH ACTS AS 1-OF-8 DEMULTIPLEXER LATCH ACTS AS 1-OF-8 DEMULTIPLEXER LATCH ACTS AS 1-OF-8 DEMULTIPLEXER
series 4000/14000/40000 4000/14000/40000 4000/14000/40000 4000/14000/40000 4000/14000/40000 4000/14000/40000
JESD-30 code R-PDSO-G16 R-PDSO-G16 R-PDSO-G16 R-PDSO-G16 R-PDSO-G16 R-PDSO-G16
length 10.2 mm 5 mm 10.2 mm 10.2 mm 5 mm 5 mm
Load capacitance (CL) 50 pF 50 pF 50 pF 50 pF 50 pF 50 pF
Logic integrated circuit type D LATCH D LATCH D LATCH D LATCH D LATCH D LATCH
Number of digits 1 1 1 1 1 1
Number of functions 1 1 1 1 1 1
Number of terminals 16 16 16 16 16 16
Maximum operating temperature 125 °C 125 °C 125 °C 125 °C 125 °C 125 °C
Minimum operating temperature -55 °C -55 °C -55 °C -55 °C -55 °C -55 °C
Output polarity TRUE TRUE TRUE TRUE TRUE TRUE
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code SOP TSSOP SOP SOP TSSOP TSSOP
Encapsulate equivalent code SOP16,.3 TSSOP16,.25 SOP16,.3 SOP16,.3 TSSOP16,.25 TSSOP16,.25
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
method of packing TAPE AND REEL TUBE TAPE AND REEL TAPE AND REEL TUBE TUBE
Peak Reflow Temperature (Celsius) NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
power supply 5/15 V 5/15 V 5/15 V 5/15 V 5/15 V 5/15 V
propagation delay (tpd) 400 ns 400 ns 400 ns 400 ns 400 ns 400 ns
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Maximum seat height 2 mm 1.2 mm 2 mm 2 mm 1.2 mm 1.2 mm
Maximum supply voltage (Vsup) 18 V 18 V 18 V 18 V 18 V 18 V
Minimum supply voltage (Vsup) 3 V 3 V 3 V 3 V 3 V 3 V
Nominal supply voltage (Vsup) 5 V 5 V 5 V 5 V 5 V 5 V
surface mount YES YES YES YES YES YES
technology CMOS CMOS CMOS CMOS CMOS CMOS
Temperature level MILITARY MILITARY MILITARY MILITARY MILITARY MILITARY
Terminal form GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING
Terminal pitch 1.27 mm 0.65 mm 1.27 mm 1.27 mm 0.65 mm 0.65 mm
Terminal location DUAL DUAL DUAL DUAL DUAL DUAL
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
Trigger type LOW LEVEL LOW LEVEL LOW LEVEL LOW LEVEL LOW LEVEL LOW LEVEL
width 5.3 mm 4.4 mm 5.3 mm 5.3 mm 4.4 mm 4.4 mm
Is it lead-free? Lead free Lead free Lead free - - Lead free
Prop。Delay @ Nom-Su 400 ns 400 ns 400 ns 400 ns - -
Key features and benefits of the TLV320ADC5140
Smart home systems face the challenge of far-field audio acquisition. Existing smart home systems have difficulty acquiring and understanding voice commands in noisy environments due to a limited numb...
fish001 Analogue and Mixed Signal
Summary of MSP430 clock settings and applications
In the MSP430 microcontroller, one clock cycle = the inverse of the MCLK crystal oscillator. If the MCLK is 8MHz, then one clock cycle is 1/8us. One machine cycle = one clock cycle, that is, each acti...
fish001 Microcontroller MCU
Debugging experience of arm9 processor at91rm9200
[font=新宋体][size=4]Hardware environment[color=#0000cc]:[/color]1[color=#0000cc]>[/color]Homemade at91rm9200 development board2[color=#0000cc]>[/color]Multi ICE emulatorSoftware environment[color=#0000c...
alexa Microchip MCU
What is 656 signal
I would like to ask what the 656 signal means. Could you explain it in detail? Thank you!...
jqq850226 Embedded System
The probe must have an impact on the impedance test?
Author: Zhou Wei, a member of Yibo Technology Expressway Media Why can't the impedance test range be the entire line segment but the 30% (50%) ~ 70% segment? Last time, Lei Bao was too embarrassed to ...
yvonneGan PCB Design

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 803  2077  1625  1530  1598  17  42  33  31  2 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号