EEWORLDEEWORLDEEWORLD

Part Number

Search

8221MAM1625LF01C

Description
Aluminum Electrolytic Capacitor, Polarized, Aluminum, 100V, 20% +Tol, 20% -Tol, 220uF
CategoryPassive components    capacitor   
File Size415KB,16 Pages
ManufacturerFenghua (HK) Electronics Ltd.
Download Datasheet Parametric View All

8221MAM1625LF01C Overview

Aluminum Electrolytic Capacitor, Polarized, Aluminum, 100V, 20% +Tol, 20% -Tol, 220uF

8221MAM1625LF01C Parametric

Parameter NameAttribute value
Objectid1195530048
package instruction,
Reach Compliance Codeunknown
ECCN codeEAR99
capacitance220 µF
Capacitor typeALUMINUM ELECTROLYTIC CAPACITOR
diameter16 mm
dielectric materialsALUMINUM
length25 mm
Manufacturer's serial numberLF(100V)
negative tolerance20%
Number of terminals2
Maximum operating temperature105 °C
Minimum operating temperature-55 °C
Package formRadial
polarityPOLARIZED
positive tolerance20%
Rated (DC) voltage (URdc)100 V
seriesLF(100V)
Terminal pitch7.5 mm
· ç » ª ¸ ß ¿ Æ
LX 特性  FEATURE
寿½: 105℃ 2000小时    
L½½½ ½½½½:105℃ 2000 ½½½½½ (φD≥12.5) 
½阻抗值        L½½ ½½½½½½½½½
适用于开关电源等电子产品
F½½ ½½½½½½½½½ ½½½½½ ½½½½½½½½ ½½½ ½½½½½ ½½½½½½½½½½ 
½½½½½½½½½½ ½½½½½½½½ ½½½½½½½½½½½½   
特性表 SPECIFICATIONS 
 项目I½½½ 
额定电压范围
R½½½½ V½½½½½½ R½½½½ 
 ½用温度范围
O½½½½½½½½ T½½½½½½½½½½ R½½½½ 
标称静电容量范围
N½½½½½½ C½½½½½½½½½½ R½½½½ 
静电容量允许偏差
C½½½½½½½½½½ T½½½½½½½½ 
主要特性P½½½½½½½½½½ C½½½½½½½½½½½½½½ 
6.3V.DC½100V.DC
-55℃½+105℃ 
0.47μF½22000μF 
±20%(M,+20℃,120H½) 
½加额定电压2分钟:I≤0.01CV 或 3μA(取较大者)20℃   
A½½½½ ½½½½½½½½½½½ ½½ ½½½½½ ½½½½½½½ ½½½ 2 ½½½½½½½: I≤0.01CV ½½ 3μA(W½½½½½½½½ ½½ ½½½½½½½)20℃
C: 标称静电容量 (μF)  C: N½½½½½½ C½½½½½½½½½½ ½½ μF;
V: 额定工½电压 (V)  V: R½½½½ W½½½½½½ V½½½½½½ ½½ V 
 额定工½电压(V) R½½½½ W½½½½½½ V½½½½½½
6.3 
0.18
10
0.16
16
0.14
25
0.12
35
0.12
50
0.10
63
0.09
100
0.08
漏电流
L½½½½½½ C½½½½½½ 
损耗角正切值(½½½δ) 
D½½½½½½½½½½ F½½½½½
½½½δ(MAX)
(20℃,120H½)
标称静电容量大于1000μF者,其标称静电容量每增加1000μF,损耗角正切值增加0.02
W½½½ ½½½½½½½½½½½ ½½ ½½½½ 1000μF, ½½½δ ½½½½½ ½½ ½½½½½ 0.02 ½½½½ ½½½½½½½½ ½½ ½½½½½ 1000μF
额定工½电压(V)
R½½½½ W½½½½½½ V½½½½½½
 阻抗比
I½½½½½½½½ R½½½½(120H½)
(Z-55℃/½+20℃)
温度特性
T½½½½½½½½½½ S½½½½½½½½ 
6.3
10
16 ̄25 
35
50
63 ̄100 
在+105℃环境中按下表时间½加工½电压和最大允许纹波电流2000小时后,电容器的性½符合下表要求:
A½½½½ ½½½½½½½½ ½½½½½ ½½½½½½½ ½½½ 2000 ½½½½½ ½½ +105℃, C½½½½½½½½½ ½½½½ ½½½ ½½½½½½½½½½½½½½½ 
½½½½½½½½½½½½ ½½½½½½½½ ½½ +20℃ ½½½½½½ ½½½½½; 
  高温负荷特性
L½½½ L½½½ 
静电容量变化
C½½½½½½½½½½ C½½½½½
漏电流
L½½½½½½ ½½½½½½½
损耗角正切值
T½½δ
 初始值的±25%以内
W½½½½½ ±25% ½½ ½½½ ½½½½½½½ ½½½½½½½½ ½½½½½ 
不大于初期规定值
L½½½ ½½½½ ½½½ ½½½½½½½ ½½½½½½½½½ ½½½½½ 
不大于初期规定值的200%
L½½½ ½½½½ 200% ½½½ ½½½½½½½ ½½½½½½½½½ ½½½½½ ½½ 0.4 
外径
C½½½ D½½
ΦD≤10
时间(½½½)
L½½½ T½½½
1000
ΦD≥12.5
2000
高温贮存特性
S½½½½ L½½½ 
在+105℃环境中无负荷放½1000小时后,电容器的性½符合高温负荷特性中所列的规定值。
A½½½½ ½½½½½½½½½½½ ½½ ½½½½½ ½½½½½½½ ½½½½½½½ ½½½ ½½½½½½½ ½½½½½½½½½½½ ½½½½½½ ½½½½½½½ ½½½½½½½½½ ½½ +105℃ 
½½½ 1000 ½½½½½ , C½½½½½½½½½ ½½½½ ½½½ ½½½½½½½½½½½½½½½ ½½½½½½½½½½½½ ½½½½½½½½ ½½ +20℃ ½½½½½½ ½½½½½: 
纹波倍乘因子MULTIPLIER FOR RIPPLE CURRENT 
频率因子F½½½½½½½½ ½½½½½½½½½½½
  F½½½(H½) 
C½½(μF)  
0.47-4.7
10-33
47-330
470-1000
2200-22000
50(60) 
0.35
0.45
0.60
0.65
0.75 
100(120) 
0.42
0.55
0.70
0.75
0.80
1K
0.60
0.75
0.85
0.90
0.95
10K 
0.80
0.90
0.95
0.98
1.00
100K≤
1.00
1.00
1.00
1.00
1.00
1
1602
1602 display program, why is my first line not displayed, but the second line is normal? #include #define uint unsigned int #define uchar unsigned char sbit wei=P2^7; sbit duan=P2^6; sbit rs=P3^5; sbi...
zhaoyaospring MCU
Protel version history
The history of Protel versions gives everyone a more comprehensive understanding of Protel and a new understanding of Protel...
tl1983535 PCB Design
WinCE6.0 is very different from WinCE5.0. Please introduce WinCE6.0 (including: directory structure...)
WinCE6.0 is very different from WinCE5.0. Please introduce WinCE6.0 (including: directory structure...)...
lisheng053758 Embedded System
About DS-5 debugging bare board FPGA
According to Section 7.4 of the DE1-SOC training material, to light up the FPGA LED, you need to go through the following steps:alt_fpga_control_enable() , allow the HPS to control the FPGA;alt_fpga_c...
guorui200901 FPGA/CPLD
VHDL frequency division
My crystal is 50M, and after PLL division, there is still 10M. I want to make a clock now, that is, to get a 1HZ signal. That is difficult. I wrote several processes and divided it three times, but I ...
wenhuawu FPGA/CPLD
[ESP32-Audio-Kit Audio Development Board] - 4: Run "esp-adf" build on Ubuntu 20.04
[i=s]This post was last edited by MianQi on 2021-10-7 21:51[/i]Things to note and set up include: 1. Download-unzip " esp-idf-v4.2.2.zip" (https://github.com/espressif/esp-idf/releases/tag/v4.2.2) (ht...
MianQi RF/Wirelessly

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2926  868  150  1815  267  59  18  4  37  6 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号