DS1961S-F3 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > storage> storage> DS1961S-F3

DS1961S-F3: Descriptionibutton eeprom 1kbit sha-1 2can; Categorystorage storage; File Size357KB，36 Pages; ManufacturerMaxim; Websitehttps://www.maximintegrated.com/en.html

Download Datasheet Parametric Compare View All

DS1961S-F3 Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	DS1961S-F3	-	-	View	Buy Now

DS1961S-F3 Overview

ibutton eeprom 1kbit sha-1 2can

DS1961S-F3 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Maxim
package instruction	MICROCAN-2
Contacts	2
Reach Compliance Code	_compli
ECCN code	EAR99
JESD-30 code	O-MEDB-N2
JESD-609 code	e0
memory density	1024 bi
Memory IC Type	EEPROM
memory width	1
Humidity sensitivity level	1
Number of functions	1
Number of terminals	2
word count	1024 words
character code	1000
Operating mode	SYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-20 °C
organize	1KX1
Package body material	METAL
Encapsulate equivalent code	BUTTON,.68IN
Package shape	ROUND
Package form	DISK BUTTON
Parallel/Serial	SERIAL
Peak Reflow Temperature (Celsius)	240
power supply	3/5 V
Certification status	Not Qualified
Serial bus type	1-WIRE
Maximum supply voltage (Vsup)	5.25 V
Minimum supply voltage (Vsup)	2.8 V
surface mount	YES
technology	CMOS
Temperature level	OTHER
Terminal surface	TIN LEAD
Terminal form	NO LEAD
Terminal location	END
Maximum time at peak reflow temperature	NOT SPECIFIED

Preview

Download Datasheet

View All

DS1961S

www.maxim-ic.com

1kb Protected EEPROM iButton

With SHA-1 Engine

SPECIAL FEATURES

1128 Bits of 5V EEPROM Memory

Partitioned into Four Pages of 256 Bits, a 64-

Bit Write-Only Secret, and up to Five

General-Purpose Read/Write Registers

Write Access Requires Knowledge of the

Secret and the Capability of Computing and

Transmitting a 160-Bit MAC (Message

Authentication Code) as Authorization

Secret and Data Memory can be Write-

Protected (All or Page 0 Only) or put in

EPROM-Emulation Mode (“Write to 0”, Page

On-Chip, 512-Bit SHA-1 Engine to Compute

160-Bit MACs and Generate Secrets

Reads and Writes Over a Wide 2.8V to 5.25V

Voltage Range from -40°C to +85°C

Communicates to Host with a Single Digital

Signal at 14.1kbps using 1-Wire

Protocol

On-Chip, 16-Bit Cyclic Redundancy Check

(CRC) Generator for Safeguarding Data

Transfers

Overdrive Mode Boosts Communication

Speed to 125kbps

Operating Temperature Range from -40°C to

+85°C

Minimum 10 Years of Data Retention at

+85°C

Button Shape is Self-Aligning with Cup-

Shaped Probes

Durable Stainless-Steel Case Engraved with

Registration Number Withstands Harsh

Environments

Easily Affixed with Self-Stick Adhesive

Backing, Latched by its Flange, or Locked

with a Ring Pressed onto its Rim

Presence Detector Acknowledges when

Reader First Applies Voltage

Meets UL#913 (4th Edit.). Intrinsically Safe

Apparatus: Approved Under Entity Concept

for use in Class I, Division 1, Groups A, B, C,

and D Locations (Application Pending)

F5 MicroCan

5.89

0.36

0.51

16.25

YYWW REGISTERED

17.35

000000FBD8B3

GND

F3 MicroCan

3.10

0.36

0.51

COMMON iButton FEATURES

Unique, Factory-Lasered and Tested 64-Bit

Registration Number (8-Bit Family Code +

48-Bit Serial Number + 8-Bit CRC Tester)

Assures Absolute Traceability Because No

Two Parts are Alike

Multidrop Controller for 1-Wire Net

Digital Identification and Information by

Momentary Contact

Chip-Based Data Carrier Compactly Stores

Information

Data can be Accessed While Affixed to

Object

16.25

YYWW REGISTERED

17.35

000000FBC52B

GND

All dimensions are shown in millimeters.

1 of 36

092302

iButton, 1-Wire, and MicroCan are registered trademarks of

Dallas Semiconductor.

DS1961S

ORDERING INFORMATION

DS1961S-F5

DS1961S-F3

F5 iButton

F3 iButton

EXAMPLES OF ACCESSORIES

DS1963S

DS9096P

DS9101

DS9093RA

DS9093A

DS9092

SHA Coprocessor and Button

Self-Stick Adhesive Pad

Multipurpose Clip

Mounting Lock Ring

Snap-In Fob

iButton Probe

iButton DESCRIPTION

The DS1961S combines 1024 bits of EEPROM, a 64-bit secret, an 8-byte register/control page with up to

five user-read/write bytes, a 512-bit SHA-1 engine, and a fully featured 1-Wire interface in a rugged

iButton. Data is transferred serially through the 1-Wire protocol, which requires only a single data lead

and a ground return. The DS1961S has an additional memory area called the scratchpad that acts as a

buffer when writing to the main memory, the register page, or when installing a new secret. Data is first

written to the scratchpad from where it can be read back. After the data has been verified, a copy

scratchpad command transfers the data to its final memory location, provided that the DS1961S receives

a matching 160-bit MAC. The computation of the MAC involves the secret and additional data stored in

the DS1961S including the device’s identity register. Only a new secret can be loaded without providing

a MAC. The SHA-1 engine can also be activated to compute 160-bit MACs when reading a memory page

or to compute a new secret, instead of loading it.

The DS1961S understands a unique command "Refresh Scratchpad." Proper use of a refresh sequence

after a copy scratchpad operation reduces the number of weak bit failures in a touch environment (see the

Writing with Verification

section). The refresh sequence also provides a means to restore functionality in

a device with bits in a weak state.

Each DS1961S has its own 64-bit ROM registration number that is factory lasered into the chip to

provide a guaranteed unique identity for absolute traceability. The durable stainless-steel package is

highly resistant to environmental hazards such as dirt, moisture, and shock. Its compact coin-shaped

profile is self-aligning with mating receptacles, allowing the DS1961S to be easily used by human

operators. Accessories permit the DS1961S to be mounted on almost any surface including plastic key

fobs and photo-ID badges.

APPLICATIONS

The DS1961S can be used for different purposes such as secure access control, user/product authentica-

tion, after-market management of consumables, and as monetary tokens in electronic payment systems.

As carrier of electronic cash (eCash), the DS1961S can store up to three monetary files or "purses" of a

single service provider, which make the device well suited for company-sized single-secret applications

such as cafeteria, copy machines, and access control at entertainment parks or private clubs. For increased

security or if the processing power of the host microcontroller is insufficient, a DS1963S can be used as

secure coprocessor to verify MACs generated by the DS1961S or to compute MACs needed for writing

to the DS1961S.

OVERVIEW

The block diagram in Figure 1 shows the relationships between the major control and memory sections of

the DS1961S. The DS1961S has five main data components: 1) 64-bit lasered ROM, 2) 64-bit scratchpad,

3) four 32-byte pages of EEPROM, 4) 64-bit register page, 5) 64-bit secrets memory, and 6) a 512-bit

2 of 36

DS1961S

SHA-1 (Secure Hash Algorithm) engine. The hierarchical structure of the 1-Wire protocol is shown in

Figure 2. The bus master must first provide one of the seven ROM function commands, 1) Read ROM, 2)

Match ROM, 3) Search ROM, 4) Skip ROM, 5) Resume Communication, 6) Overdrive-Skip ROM, or 7)

Overdrive-Match ROM. Upon completion of an overdrive ROM command byte executed at standard

speed, the device enters overdrive mode where all subsequent communication occurs at a higher speed.

The protocol required for these ROM function commands is described in Figure 9. After a ROM function

command is successfully executed, the memory functions become accessible and the master can provide

any one of the eight memory and SHA function commands. The protocol for these memory and SHA

function commands is described in Figure 7. All data is read and written LSB first.

Figure 1. DS1961S BLOCK DIAGRAM

Parasite Power

1-Wire Net

1-Wire

Function Control

64-bit

Lasered ROM

Memory and

SHA Function

Control Unit

512-bit

Secure Hash

Algorithm

Engine

CRC16

Generator

64-bit

Scratchpad

Data Memory

4 Pages of

256 bits Each

64-bit

Secrets Memory

64-bit

64-BIT LASERED ROM

Each DS1961S contains a unique ROM code that is 64 bits long. The first eight bits are a 1-Wire family

code. The next 48 bits are a unique serial number. The last eight bits are a CRC of the first 56 bits (see

Figure 3). The 1-Wire CRC is generated using a polynomial generator consisting of a shift register and

XOR gates as shown in Figure 4. The polynomial is X

+ X

+ 1. Additional information about the

Dallas 1-Wire CRC is available in

The Book of DS19xx iButton Standards

from Dallas Semiconductor.

The shift register bits are initialized to zero. Then starting with the LSB of the family code, one bit at a

time is shifted in. After the 8th bit of the family code has been entered, then the serial number is entered.

After the 48th bit of the serial number has been entered, the shift register contains the CRC value.

Shifting in the eight bits of CRC should return the shift register to all zeros.

3 of 36

DS1961S-F3 Related Products

	DS1961S-F3	MCA1206HE3162BP5	DS1961S-F3+	DS1961S-F3#
Description	ibutton eeprom 1kbit sha-1 2can	Fixed Resistor, Thin Film, 0.25W, 31600ohm, 200V, 0.1% +/-Tol, 15ppm/Cel, Surface Mount, 1206, CHIP	IBUTTON EEPROM 1KBit F3	IBUTTON EEPROM 1KBit F3
Is it Rohs certified?	incompatible	conform to	conform to	conform to
Reach Compliance Code	_compli	unknown	compliant	compliant
Number of terminals	2	2	2	2
Maximum operating temperature	85 °C	125 °C	85 °C	85 °C
Minimum operating temperature	-20 °C	-55 °C	-20 °C	-20 °C
Package form	DISK BUTTON	SMT	DISK BUTTON	DISK BUTTON
surface mount	YES	YES	YES	YES
technology	CMOS	THIN FILM	CMOS	CMOS
Maker	Maxim	-	Maxim	Maxim
Contacts	2	-	2	2
ECCN code	EAR99	-	EAR99	EAR99
JESD-30 code	O-MEDB-N2	-	O-MEDB-N2	O-MEDB-N2
JESD-609 code	e0	-	e3	e3
memory density	1024 bi	-	1024 bit	1024 bit
Memory IC Type	EEPROM	-	EEPROM	EEPROM
memory width	1	-	1	1
Number of functions	1	-	1	1
word count	1024 words	-	1024 words	1024 words
character code	1000	-	1000	1000
Operating mode	SYNCHRONOUS	-	SYNCHRONOUS	SYNCHRONOUS
organize	1KX1	-	1KX1	1KX1
Package body material	METAL	-	METAL	METAL
Package shape	ROUND	-	ROUND	ROUND
Parallel/Serial	SERIAL	-	SERIAL	SERIAL
Peak Reflow Temperature (Celsius)	240	-	NOT SPECIFIED	NOT SPECIFIED
Certification status	Not Qualified	-	Not Qualified	Not Qualified
Serial bus type	1-WIRE	-	1-WIRE	1-WIRE
Maximum supply voltage (Vsup)	5.25 V	-	5.25 V	5.25 V
Minimum supply voltage (Vsup)	2.8 V	-	2.8 V	2.8 V
Temperature level	OTHER	-	OTHER	OTHER
Terminal surface	TIN LEAD	-	MATTE TIN	MATTE TIN
Terminal form	NO LEAD	-	NO LEAD	NO LEAD
Terminal location	END	-	END	END
Maximum time at peak reflow temperature	NOT SPECIFIED	-	NOT SPECIFIED	NOT SPECIFIED

Recommended Resources

Light chain circuit that glows along the four sides and from the inside out

Repeating timing circuit composed of PUT lamp

Circuit diagram to identify wind direction

12V, 100mA precision regulated power supply circuit

Computer motherboard circuit diagram 815 5_07

Measuring amplifier input stage problem!

Wireless Digital Photo Frame: This digital photo frame is different from ordinary digital photo frames. It supports Wi-Fi, Bluetooth and NFC wireless communication. You can set the photo frame to read pictures in a specific folder...; xyh_521 Creative Market

Design of automatic fingerprint recognition system using TMS320C5416 processor and P89C52 single chip microcomputer: This paper introduces a USB interface design based on a single-chip microcomputer and a USB service chip PDIUSBD12. This interface is used in an embedded fingerprint recognition system to upload and d...; fish001 DSP and ARM Processors

NXP 32-bit microcontroller licensed for ARM Cortex-M4 processor: NXP Semiconductors has announced that it has become one of the first ARM partners to license the latest ARM Cortex-M4 processor. The Cortex-M4 processor is a high-performance solution for digital sign...; ddllxxrr MCU

Direct access I/O and Memory: There is a utility program on the Internet called WINIO, through which we can easily access memory and I/O ports. However, it uses some outdated or undocumented functions, because we don’t know when M...; dadat Embedded System

Various problems for help: 1. How to find the network's PANID, channel and other information at the application layer? I saw on the Internet that it is enough to directly read the information in _NIB, but what I wrote in the pr...; weiruiqi120 RF/Wirelessly

How to set the pin level when BBB is turned on?: [align=left][color=#000]BBB sets one of its pins (such as EHRPWM1B) to a high level from the moment it is powered on? Added the following code to borad-am335xevm.c: [/color][/align][code]static struct...; shanshan DSP and ARM Processors

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components