MPC8377EWLANA datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Module/solution> MPC8377EWLANA

MPC8377EWLANA: Descriptionaccess point/router mpc8377; CategoryModule/solution; File Size2MB，127 Pages; ManufacturerFREESCALE (NXP); Environmental Compliance

Download Datasheet Parametric View All

MPC8377EWLANA Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	MPC8377EWLANA	-	-	View	Buy Now

MPC8377EWLANA Overview

access point/router mpc8377

MPC8377EWLANA Parametric

Parameter Name	Attribute value
Datasheets
MPC8377E
MPC837x PowerQUICC®
ll Pro Brochure
Standard Package	1
Category	Networking Solutions
Family	Routers
Interface	-
Contents	-
Ports	-
Voltage - Supply	-
Data Rate	-
Security	-
Frequency	-
Operating Temperature	-
Certifications	-

Preview

Download Datasheet

View All

Freescale Semiconductor

Technical Data

Document Number: MPC8377EEC

Rev. 8, 05/2012

MPC8377E

PowerQUICC II Pro Processor

Hardware Specifications

This document provides an overview of the MPC8377E

PowerQUICC II Pro processor features, including a block

diagram showing the major functional components. This

chip is a cost-effective, low-power, highly integrated host

processor that addresses the requirements of several

printing and imaging, consumer, and industrial

applications, including main CPUs and I/O processors in

printing systems, networking switches and line cards,

wireless LANs (WLANs), network access servers (NAS),

VPN routers, intelligent NIC, and industrial controllers.

This chip extends the PowerQUICC family, adding higher

CPU performance, additional functionality, and faster

interfaces while addressing the requirements related to

time-to-market, price, power consumption, and package

size.

10.

11.

12.

13.

14.

15.

16.

17.

18.

19.

20.

21.

22.

23.

24.

25.

26.

27.

Contents

Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1

Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . 7

Power Characteristics . . . . . . . . . . . . . . . . . . . . . . . . 11

Clock Input Timing . . . . . . . . . . . . . . . . . . . . . . . . . 13

RESET Initialization . . . . . . . . . . . . . . . . . . . . . . . . 15

DDR1 and DDR2 SDRAM . . . . . . . . . . . . . . . . . . . 16

DUART . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22

Ethernet: Enhanced Three-Speed Ethernet (eTSEC) 23

USB . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33

Local Bus . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35

Enhanced Secure Digital Host Controller (eSDHC) 44

JTAG . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52

C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56

PCI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58

PCI Express . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60

Serial ATA (SATA) . . . . . . . . . . . . . . . . . . . . . . . . . . 69

Timers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74

GPIO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75

IPIC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75

SPI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76

High-Speed Serial Interfaces (HSSI) . . . . . . . . . . . . 78

Package and Pin Listings . . . . . . . . . . . . . . . . . . . . . 88

Clocking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 107

Thermal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 114

System Design Information . . . . . . . . . . . . . . . . . . 120

Ordering Information . . . . . . . . . . . . . . . . . . . . . . . 122

Document Revision History . . . . . . . . . . . . . . . . . . 124

Overview

This chip incorporates the e300c4s core, which includes

32 KB of L1 instruction and data caches and on-chip

memory management units (MMUs). The device offers

two enhanced three-speed 10, 100, 1000 Mbps Ethernet

interfaces, a DDR1/DDR2 SDRAM memory controller, a

flexible, a 32-bit local bus controller, a 32-bit PCI

controller, an optional dedicated security engine, a USB

2.0 dual-role controller, a programmable interrupt

Freescale reserves the right to change the detail specifications as may be required

to permit improvements in the design of its products.

1.3

Dual Enhanced Three-Speed Ethernet Controllers (eTSECs)

The eTSECs include the following features:

• Two enhanced Ethernet interfaces can be used for RGMII/MII/RMII/RTBI

• Two controllers conform to IEEE Std 802.3®, IEEE 802.3u, IEEE 802.3x, IEEE 802.3z,

IEEE 802.3au, IEEE 802.3ab, and IEEE Std 1588™ standards

• Support for Wake-on-Magic Packet™, a method to bring the device from standby to full operating

mode

• MII management interface for external PHY control and status

1.4

Integrated Programmable Interrupt Controller (IPIC)

The integrated programmable interrupt controller (IPIC) implements the necessary functions to provide a

flexible solution for general-purpose interrupt control. The IPIC programming model is compatible with

the MPC8260 interrupt controller, and it supports 8 external and 34 internal discrete interrupt sources.

Interrupts can also be redirected to an external interrupt controller.

1.5

Power Management Controller (PMC)

The power management controller includes the following features:

• Provides power management when the device is used in both host and agent modes

• Supports PCI Power Management 1.2 D0, D1, D2, and D3hot states

• Support for PME generation in PCI agent mode, PME detection in PCI host mode

• Supports Wake-on-LAN (Magic Packet), USB, GPIO, and PCI (PME input as host)

• Supports MPC8349E backward-compatibility mode

1.6

Serial Peripheral Interface (SPI)

The serial peripheral interface (SPI) allows the device to exchange data between other PowerQUICC

family chips, Ethernet PHYs for configuration, and peripheral devices such as EEPROMs, real-time

clocks, A/D converters, and ISDN devices.

The SPI is a full-duplex, synchronous, character-oriented channel that supports a four-wire interface

(receive, transmit, clock, and slave select). The SPI block consists of transmitter and receiver sections, an

independent baud-rate generator, and a control unit.

1.7

DMA Controller, Dual I

C, DUART, Enhanced Local Bus Controller

(eLBC), and Timers

The device provides an integrated four-channel DMA controller with the following features:

• Allows chaining (both extended and direct) through local memory-mapped chain descriptors

(accessible by local masters)

• Supports misaligned transfers

MPC8377E PowerQUICC II Pro Processor Hardware Specifications, Rev. 8

Freescale Semiconductor

There are two I

C controllers. These synchronous, multi-master buses can be connected to additional

devices for expansion and system development.

The DUART supports full-duplex operation and is compatible with the PC16450 and PC16550

programming models. 16-byte FIFOs are supported for both the transmitter and the receiver.

The main component of the enhanced local bus controller (eLBC) is its memory controller, which provides

a seamless interface to many types of memory devices and peripherals. The memory controller is

responsible for controlling eight memory banks shared by a NAND Flash control machine (FCM), a

general-purpose chip-select machine (GPCM), and up to three user-programmable machines (UPMs). As

such, it supports a minimal glue logic interface to SRAM, EPROM, NOR Flash EPROM, NAND Flash,

EPROM, burstable RAM, regular DRAM devices, extended data output DRAM devices, and other

peripherals. The eLBC external address latch enable (LALE) signal allows multiplexing of addresses with

data signals to reduce the device pin count.

The enhanced local bus controller also includes a number of data checking and protection features, such

as data parity generation and checking, write protection, and a bus monitor to ensure that each bus cycle

is terminated within a user-specified period. The local bus can operate at up to 133 MHz.

The system timers include the following features: periodic interrupt timer, real time clock, software

watchdog timer, and two general-purpose timer blocks.

1.8

Security Engine

The optional security engine is optimized to handle all the algorithms associated with IPSec,

IEEE 802.11i, and iSCSI. The security engine contains one crypto-channel, a controller, and a set of crypto

execution units (EUs). The execution units are as follows:

• Data encryption standard execution unit (DEU), supporting DES and 3DES

• Advanced encryption standard unit (AESU), supporting AES

• Message digest execution unit (MDEU), supporting MD5, SHA1, SHA-256, and HMAC with any

algorithm

• One crypto-channel supporting multi-command descriptor chains

1.9

PCI Controller

The PCI controller includes the following features:

•

PCI Specification Revision 2.3

compatible

• Single 32-bit data PCI interface operates at up to 66 MHz

• PCI 3.3-V compatible (not 5-V compatible)

• Support for host and agent modes

• On-chip arbitration, supporting 5 external masters on PCI

• Selectable hardware-enforced coherency

MPC8377E PowerQUICC II Pro Processor Hardware Specifications, Rev. 8

Freescale Semiconductor

Recommended Resources

Sound activation switch circuit diagram

Box type electronic mousetrap circuit

Household electronic disinfection cabinet circuit

High performance noise reduction circuit

Three-phase motor Y-connected low-speed reverse operation and braking circuit

High fidelity wireless stereo speaker circuit diagram

I would like to ask you about the problem of making a PDA installation program: When I use the installation package to download a program to the PDA, the program name cannot be displayed in Chinese. How can I solve this problem?: I used ePocketSetup2001, ePocketSetup2003, ePocketSetup4 installation package making tools to make installation packages. The packaged programs were made with evc++. After Pocket PC 2003 was installed...; darkkingdom Embedded System

Quick, help me calculate the baud rate error problem, click here to see the picture and formula: Just the information on these three pictures. I want to know how the error values in the table below are calculated. I have been calculating for a long time but it doesn’t match up:Cry:...; shijizai stm32/stm8

Is it better to learn C language or assembly language for R&D work?: Is it better to learn C language or assembly language for R&D work? Which language is more widely used in work? Which one will be better for future development? And which language is easier to learn?...; hanshu61 MCU

Jlink prompts error message when burning external flash: [i=s]This post was last edited by Xiaoxiaoliaodou on 2019-12-30 10:58[/i]When I use jlin to burn external flash, the following prompt often appears: Burning fails. But it will be OK if I burn it again...; 小小料豆 ARM Technology

Communication problem between host computer and USB device: Communication problem between host computer and USB device. The problem with mass storage protocol is that it cannot be used by non-administrators. Use fopen, fread, fwrite and other methods to access...; nsz Embedded System

Count the 2.4G RF chips in recent years!: Because of work, I started using 2.4G wireless in 2003, mainly in gaming peripherals. I've experienced the price drop from $6 or $7 per chip to less than $0.5 per chip now. The chips I've used include...; 雪人001 RF/Wirelessly

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components