EEWORLDEEWORLDEEWORLD

Part Number

Search

PRA182I2-117KBWB

Description
Array/Network Resistor, Isolated, Thin Film, 0.2W, 117000ohm, 150V, 0.1% +/-Tol, -10,10ppm/Cel, 1412,
CategoryPassive components    The resistor   
File Size80KB,5 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Download Datasheet Parametric View All

PRA182I2-117KBWB Overview

Array/Network Resistor, Isolated, Thin Film, 0.2W, 117000ohm, 150V, 0.1% +/-Tol, -10,10ppm/Cel, 1412,

PRA182I2-117KBWB Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Objectid984299203
package instructionSMT, 1412
Reach Compliance Codecompliant
Country Of OriginFrance
ECCN codeEAR99
YTEOL5.33
structureChip
JESD-609 codee0
Network TypeIsolated
Number of terminals4
Maximum operating temperature155 °C
Minimum operating temperature-55 °C
Package height0.4 mm
Package length3.64 mm
Package formSMT
Package width3 mm
method of packingBox
Rated power dissipation(P)0.2 W
resistance117000 Ω
Resistor typeARRAY/NETWORK RESISTOR
seriesPRA (CNW)
size code1412
technologyTHIN FILM
Temperature Coefficient10 ppm/°C
Terminal surfaceTin/Lead (Sn/Pb) - with Nickel (Ni) barrier
Tolerance0.1%
Operating Voltage150 V
PRA 100, 135, 182 (CNW)
Vishay Sfernice
High Precision Resistor Chip Arrays
FEATURES
High stability passivated nichrome resistive
layer 0.02 % on ratio, 1000 h at Pn at + 70 °C
Tight TCR (10 ppm/°C) and TCR tracking
(to 1 ppm/°C)
Very low noise < 35 dB and voltage coefficient
< 0.01 ppm/V
Ratio tolerance to 0.01 % (R
200R)
Pre-tinned terminations over nickel barrier
High temperature option (200 °C)
SMD wraparound chip resistor array
Compliant to RoHS directive 2002/95/EC
PRA arrays can be used in most applications requiring a
matched pair (or set) of resistor elements. The networks
provide 1 ppm/°C TCR tracking, a ratio tolerance as tight as
0.01 % and outstanding stability. They are available in 1 mm,
1.35 mm and 1.82 mm pitch.
TYPICAL PERFORMANCE
ABS
TCR
TOL
10 ppm/°C
ABS
0.1 %
TRACKING
2 ppm/°C
RATIO
0.05 %
DIMENSIONS
Suggested Land Pattern
R
S
R
P
Q
F
A
I: Independent resistors
E
Termination
Electrical diagram
R1
R2
R7
R8
DIM.
A
B
C
D
E
(1)
F
G
P
Q
R
S
PRA 100
mm
1.6
0.4
0.65
+ 0.2
- 0.1
+ 0.2
- 0.2
+ 0.15
- 0.15
PRA 135
mil
63
16
mm
1.85
0.4
1.05
+ 0.2
- 0.1
+ 0.2
- 0.2
+ 0.15
- 0.15
PRA 182
mil
72
16
41
10
mm
3.0
0.4
1.3
+ 0.2
- 0.1
+ 0.2
- 0.2
+ 0.35
- 0.15
B
D
C
F
G
mil
118
16
51
10
Number
of resistors:
2 to
8
R1 = R2 = ... R8
25.5
10
0.25
0.25
0.25
E = (N x F) ± 0.2 mm
1
0.4
+ 0.1
-0
E = (N x F) ± 8 mil
53.1
15
41.3
12
40
31.5
1.82
0.4
+ 0.1
-0
C: One common point
N
resistors
R1
E
40
15
27.5
12
40
23.5
1.35
0.4
+ 0.1
-0
72
15
59.8
12
40
70.8
B
C
D
A
R2
R7
R8
0.7
0.3
1
0.6
1.05
0.3
1
0.8
1.52
0.3
1
1.8
F
G
Note
(1)
E depends on number of resistors
* Pb containing terminations are not RoHS compliant, exemptions may apply
** Please see document “Vishay Material Category Policy”:
www.vishay.com/doc?99902
www.vishay.com
66
For technical questions, contact:
sfer@vishay.com
Number
of resistors:
2 to
8
R1 = R2 = ... R8
Document Number: 53033
Revision: 17-Aug-09
MakeCode driver for the magnetic field sensor LIS2MDL
Demo program : https://makecode.microbit.org/_X1qKJtVXWeJrExtensionURL : https://github.com/makecode-extensions/LIS2MDLThis content is originally created by dcexpert, a user of EEWORLD forum. If you w...
dcexpert MEMS sensors
AD Sampling
Did anyone write a tutorial on AD sampling in Verilog? I'm working on this recently and have no idea. Please help me!...
一丝执念 FPGA/CPLD
Basic parameter debugging of inverter
There are many inverter function parameters, generally there are dozens or even hundreds of parameters for users to choose from. In actual applications, it is not necessary to set and debug each param...
wdxyx Industrial Control Electronics
A novice wants an expert to help him write a program, and he will be paid for it.
What a bummer! The first time I submitted a post, it jumped to the login page. I’ll rewrite it. . . . I am a MCU novice and only know a little bit about circuits. After observing the market prices and...
wklzsw stm32/stm8
FPGA system level design issues in quartus 2
A module written in Verilog generates a schematic module. When the schematic module is added to a project, if the corresponding Verilog program is modified and saved, but not synchronized to the schem...
gushi123 FPGA/CPLD
[MSP430 Sharing] MSP430 Learning Experience 2---Clock
MSP430 Learning Experience 2---ClockClock initialization and GPIO Overview: The purpose of this lab is to understand the steps used to perform the initialization process for an MSP430 Value Line devic...
hangsky Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2135  447  2795  2432  1387  43  9  57  49  28 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号