EEWORLDEEWORLDEEWORLD

Part Number

Search

EG-2121CA166.6286M-LGPAB

Description
IC,CRYSTAL OSCILLATOR,1-CHANNEL,53.125MHZ-700MHZ,LLCC,6PIN,CERAMIC
CategoryPassive components    oscillator   
File Size256KB,2 Pages
ManufacturerSeiko Epson Corporation
Environmental Compliance
Download Datasheet Parametric View All

EG-2121CA166.6286M-LGPAB Overview

IC,CRYSTAL OSCILLATOR,1-CHANNEL,53.125MHZ-700MHZ,LLCC,6PIN,CERAMIC

EG-2121CA166.6286M-LGPAB Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid113266451
package instructionDILCC6,.2
Reach Compliance Codecompliant
JESD-609 codee4
Installation featuresSURFACE MOUNT
Number of terminals6
Maximum operating frequency700 MHz
Minimum operating frequency53.125 MHz
Nominal operating frequency166.6286 MHz
Maximum operating temperature70 °C
Minimum operating temperature
Package body materialCERAMIC
Encapsulate equivalent codeDILCC6,.2
power supply2.5 V
Certification statusNot Qualified
Maximum slew rate30 mA
Nominal supply voltage2.5 V
surface mountYES
Terminal surfaceGold (Au) - with Nickel (Ni) barrier
Crystal oscillator
Epson Toyocom
Product Number (please contact us)
CRYSTAL OSCILLATOR
LOW-JITTER SAW OSCILLATOR
EG-2121CA: Q3805CAx0xxxx00
: X1M000101xxxx00
EG-2102CA: Q3806CA00xxxx00
: X1M000091xxxx00
EG - 2121
/
2102CA
Frequency
range
Supply
voltage
:
:
:
Output
:
Function
:
External
dimensions
:
53.125 MHz to 700 MHz
2.5 V

EG-2121CA
3.3 V

EG-2102CA
Differential LV-PECL or LVDS or HCSL
Output enable (OE)
7.0 × 5.0 × 1.2 mm
Actual size
EG-2121CA
EG-2102CA
Very
low jitter and low phase noise by SAW unit.
Specifications (characteristics)
►Differential LV-PECL Output
Item
Output frequency range
Supply voltage
Storage temperature
Operating temperature *1
Frequency tolerance *1
Current consumption
Disable current
Symbol
EG-2121CA
EG-2102CA
Differential LV-PECL
53.125 MHz to 500 MHz
100 MHz to 700 MHz
2.5 V
0.125
V
3.3 V
0.3
V
-40
C
to +100
C
P:0
C
to +70
C
,R:-5
C
to +85
C
,S:-20
C
to +70
C
G:
50
10
-6
,H:
100 
10
-6
80 mA Max.
100 mA Max.
20 mA Max.
32 mA Max
P:40 % to 60 %
(
fo
> 350 MHz)
P:45 % to 55 %
P:45 % to 55 %
(
fo
350 MHz)
D:48 % to 52 %
D:48 % to 52 %
(
fo
175 MHz)
(
fo
350 MHz)
1.55 V Typ.
2.35 V Typ.
V
CC
-1.025 V to V
CC
-0.88 V
0.8 V Typ.
1.6 V Typ.
V
CC
-1.81 V to V
CC
-1.62 V
50
70 % V
CC
Min.
30 % V
CC
Max.
400 ps Max.
10 ms Max.
1 ps Max.
10
10
-6
/ year Max.
Conditions / Remarks
Please contact us for inquiries regarding available frequencies.
fo
V
CC
T_stg
T_use
f_tol
I
CC
I_dis
Store as bare product .
OE=Vcc, L_ECL=50
OE=GND
Symmetry
SYM
at outputs crossing point
V
OH
Output voltage
V
OL
Output load condition (ECL)
Input voltage
Rise time / Fall time
Start-up time
Phase Jitter
Frequency aging *2
*1 As per below table 1.
*2 Except: ***A
L_ECL
V
IH
V
IL
t
r
/
t
f
t_str
DC characteristics
Terminated to Vcc -2.0 V
OE terminal
Between 20% and 80% of (V
OH
-V
OL
)
Time at minimum supply voltage to be 0 s
Offset frequency: 12 kHz to 20 MHz
+25
C,
First year, Vcc=2.5 V,3.3 V
t
PJ
f_aging
►LVDS Output
Item
Output frequency range
Supply voltage
Storage temperature
Operating temperature *1
Frequency tolerance *1
Current consumption
Disable current
Symbol
EG-2102CA
LVDS
53.125 MHz to 700 MHz
2.5 V
0.125
V
3.3 V
0.3
V
-40
C
to +100
C
P:0
C
to +70
C
,R:-5
C
to +85
C
,S:-20
C
to +70
C
G:
50
10
-6
,H:
100 
10
-6
30 mA Max
45 mA Max.
20 mA Max
30 mA Max.
L:40 % to 60 %
L:40 % to 60 %
(
fo
> 350 MHz)
(
fo
> 350 MHz)
L:45 % to 55 %
L:45 % to 55 %
(
fo
350 MHz)
(
fo
350 MHz)
V:48 % to 52 %
V:48 % to 52 %
(
fo
175 MHz)
(
fo
175 MHz)
350 mV Typ. 247 mV to 454 mV
50 mV Max.
1.25 V Typ. 1.125 V to 1.375 V
150 mV Max.
100
70 % V
CC
Min.
30 % V
CC
Max.
400 ps Max.
10 ms Max.
1 ps Max.
10
10
-6
/ year Max.
EG-2121CA
Conditions / Remarks
Please contact us for inquiries regarding available frequencies.
fo
V
CC
T_stg
T_use
f_tol
I
CC
I_dis
Store as bare product.
OE=Vcc, L_LVDS= 100
OE=GND
Symmetry
SYM
at outputs crossing point
Output voltage
Output load condition (LVDS)
Input voltage
Rise time / Fall time
Start-up time
Phase Jitter
Frequency aging *2
*1 As per below table 1.
*2 Except: ***A
V
OD
dV
OD
V
OS
dV
OS
L_LVDS
V
IH
V
IL
V
OD1
, V
OD2
dV
OD
=
V
OD1
-V
OD2
DC characteristics
V
OS1
, V
OS2
dV
OS
=
V
OS1
-V
OS2
Connected between OUT to
OUT
OE terminal
Between 20 % and 80 %of Differential Output peek to
peek voltage
Time at minimum supply voltage to be 0 s
Offset frequency: 12 kHz to 20 MHz
+25
C,
First year, Vcc=2.5 V,3.3 V
t
r
/
t
f
t_str
t
PJ
f_aging
http://www.epsontoyocom.co.jp
Chapter 4: Use of Timers and PWM
As mentioned above, the YOC platform used by RVB2601 encapsulates peripheral functions. This makes it easier to use without having to worry about the underlying knowledge. However, the disadvantage is...
manhuami2007 XuanTie RISC-V Activity Zone
The temperature of DS18b20 made by CVAVR only shows 15 degrees
#include mega16.h#include delay.h#include stdio.h#define uchar unsigned char#define uint unsigned intuchar teml,temh,tem,tt,a,b;flash uchar table[]={'0','1','2','3','4','5','6','7','8','9',};// 1 Wire...
fuhongqy Microchip MCU
The 2012 Internet of Things Core Technology Teacher Training Course offers two free training places to EEWORLD netizens!
The Internet of Things major is oriented towards modern information processing technology, and cultivates high-level engineering and technical personnel engaged in system design, system analysis, scie...
EEWORLD社区 Integrated technical exchanges
Ask an outrageous question, why do we need to use a resistor to form a discharge path for the capacitor to discharge?
I have an outrageous question. Why do we need to use resistors to form a discharge path for capacitors to discharge and consume the charge released by the capacitors? Some people say that if there is ...
小太阳yy Switching Power Supply Study Group
Seeking ideas for writing SPI drivers
I spent 5 days studying the writing of SPI driver. Now I have written a SPI driver on 6410, but I cannot read the data. I would like to ask experts to give me some ideas. The idea of my program is thi...
xsmao520 Embedded System
EEWORLD University Hall----FPGA access to HPS memory experiment
FPGA access to HPS memory experiment : https://training.eeworld.com.cn/course/2096FPGA access to HPS memory experiment...
chenyy FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 499  1194  2235  2404  1454  11  25  46  49  30 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号