D09243GY datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> The resistor> D09243GY

D09243GY: DescriptionArray/Network Resistor, Bussed, Metal Glaze/thick Film, 0.125W, 24000ohm, 200V, 2% +/-Tol, -100,100ppm/Cel, 5612,; CategoryPassive components The resistor; File Size478KB，5 Pages; ManufacturerFenghua (HK) Electronics Ltd.

Download Datasheet Parametric View All

D09243GY Overview

Array/Network Resistor, Bussed, Metal Glaze/thick Film, 0.125W, 24000ohm, 200V, 2% +/-Tol, -100,100ppm/Cel, 5612,

D09243GY Parametric

Parameter Name	Attribute value
Objectid	765057568
Reach Compliance Code	unknown
ECCN code	EAR99
YTEOL	7.25
structure	Miniature
Lead length	3.5 mm
lead spacing	1.778 mm
Network Type	Bussed
Number of terminals	9
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package height	5.08 mm
Package length	14.224 mm
Package form	SIP
Package width	3 mm
Rated power dissipation(P)	0.125 W
resistance	24000 Ω
Resistor type	ARRAY/NETWORK RESISTOR
series	LEAD NETWORK RES
size code	5612
technology	METAL GLAZE/THICK FILM
Temperature Coefficient	100 ppm/°C
Tolerance	2%
Operating Voltage	200 V

Preview

Download Datasheet

View All

THICK FILM NETWORK RESISTOR

BRIEF INTRODUCTION

Miniature, high density assembly.

Stable electrical capability, high reliability.

Combinations of different ohmic

value are available

R oHS

RoHS compliant

ORDER

Circuits

Code

Power Rating

Code

Mark

Power

1/8W

Pins

Resistance

Value Code

)

Resistance

Value Code

Code of

pin distance

2.54mm

mark

1.778mm

04~14

1/4W

Three digits (E-24

series):

The first two digits

are significant fig-

ures and the third

one denotes nu-

mber of zeros.

When it is the type of A,

B,C, D or G, there is no

mark.

When it is the type of E,

F,H or T, the expression

is same as Resistance

Value Codel .

Resistance

Tolerance Code

Code

Jumper)

Lead-free Level

No Contained

Lead

mark

Termination

Lead-free

Tolerance

50m

Outer coating

CONSTRUCTION AND DIMENSIONS

unit:mm

Code

Normal dimension

2.54 (n-1)+2.50max

A B C D

E F G H

Type

5.08max

8.50max

Special dimension

1.778 (n-1)+3.20max

A B C D

E F G H

Type

5.08max

8.50max

Conductor

Ceramic substrate

472

Resistance/

Protection coating

Lead pin

Note: The white diamond marking means the first pin.

3.00max

0.50 0.1

3.50 0.5

0.25 0.1

2.54 (n-1) 0.3

2.54 0.1

3.00max

0.50 0.1

3.50 0.5

0.30 0.1

1.778 (n-1) 0.3

1.778 0.1

472J

Recommended Resources

Single pulse stretching circuit b

Infrared anti-theft alarm circuit 3b

TWH9104 Holiday Lights ASIC

Under voltage protection circuit

Current control circuit using discrete transistors

Frequency converter speed regulating circuit with three-speed setting operating box

How to add MEDIA PLAYER control when developing application in wince vs2005 c#?: I am using VS2005 C# to develop an MP3 player. When I add a MEDIA PLAYER control, I cannot see the control. Please help me solve this problem. Thank you!...; chenjian3 Embedded System

Monitoring blind spots: Is there any other solution?: On the evening of December 12, the Kunming Municipal Public Security Bureau issued a news report to the media about the death of Xing Kun, a suspect of theft, in the waiting room of Xiaonan Police Sta...; john_wang Industrial Control Electronics

1G mini SD card logical sector 0 always fails to get token 0xfe (the returned value is always 0xff): 1G Sandik miniSD card (SPI mode) successfully initialized and read sector 0 (boot sector) and also successfully returned partition data (only one partition) as follows: Starting from the 446th byte of...; jielii Embedded System

I need your help to write some simple programs. It's urgent. Thanks a lot!: 1. Use WITH_SELECT statement to design a BCD-7 segment decoder 2. Design an 8-bit reversible calculator with synchronous reset 3. Design a circular colored light controller that controls the red, gree...; sczczq FPGA/CPLD

[Signal Processing] Several good papers on FPGA about signals, take a look if you need them: FPGA implementation of sliding average filter algorithm and LZW compression algorithm, FPGA implementation of high-speed parallel FIR filter, FPGA-based implementation of multi-channel analog signal a...; dream_byxiaoyu FPGA/CPLD

Damn stock!!!: The weekend is not worrying, 5555:loveliness:...; henryli2008 Talking

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components