100PEN333K13X datasheet, PDF - EEWORLD Datasheet

100PEN333K13X: DescriptionFilm Capacitor, Polyester, 100V, 0.033uF; CategoryPassive components capacitor; File Size141KB，1 Pages; ManufacturerIBS Electronics Inc

Download Datasheet Parametric View All

100PEN333K13X Overview

Film Capacitor, Polyester, 100V, 0.033uF

Parameter Name	Attribute value
Objectid	1209176938
package instruction	,
Reach Compliance Code	unknown
ECCN code	EAR99
capacitance	0.033 µF
Capacitor type	FILM CAPACITOR
dielectric materials	POLYESTER
Manufacturer's serial number	PEN
Number of terminals	2
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package form	Radial
Rated (DC) voltage (URdc)	100 V
series	PEN
Terminal pitch	32.5 mm

The SMD CD4148 has developed a new packaging form.: [align=center][align=center][font=宋体][size=15pt]. [/size][/font][size=15pt][/size][/align][/align][align=left][align=left][b][font=宋体][size=14pt]I. Product Introduction [/size][/font][/b][b][size=14pt...; jackwellsun88 Power technology

My gluttonous embarrassing story: potatoes: I asked my mother: "Why are you buying so many potatoes?" My mother said: "To eat them. Have you forgotten that you fought with pigs for potatoes when you were a child?" I was shocked and quickly stop...; richiefang Talking

systick_config configuration issue for LPC11C14: Phenomenon: When the systick_config function is called in the main function, the program stops executing when it reaches the place where systick_config is called during debugging, and no error is repo...; xcyhere NXP MCU

[Urgent recruitment] Shanghai AGV famous company urgently recruits a large number of technical development talents with high salary: [align=left][color=rgb(51, 51, 51)][font=Arial][size=9.5pt][font=宋体]【[/font][/size][/font][/color][color=rgb(51, 51, 51)][font=宋体][size=9.5pt][font=宋体]Urgently hiring[/font][/size][/font][/color][colo...; 西瓜籽 Recruitment

[FPGA Syntax Analysis] The execution order of statements in process: LIBRARY IEEE; USE IEEE.STD_LOGIC_1164.ALL; ENTITY DFF3 IS PORT(CLK,D1:IN STD_LOGIC; Q1:OUT STD_LOGIC); END; ARCHITECTURE bhv OF DFF3 IS SIGNAL A,B:STD_LOGIC; BEGIN PROCESS(CLK) BEGIN IF CLK'EVENT AND ...; eeleader FPGA/CPLD

TI ARROW High Reliability Product Solutions Seminar Handouts: Here are the seminar notes:...; 老夫子 Analogue and Mixed Signal

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components