54ACTQ32MDA datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> 54ACTQ32MDA

54ACTQ32MDA: DescriptionACT SERIES, QUAD 2-INPUT OR GATE, UUC14; Categorylogic logic; File Size116KB，6 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/

Stay tuned Parametric Compare

54ACTQ32MDA Overview

ACT SERIES, QUAD 2-INPUT OR GATE, UUC14

54ACTQ32MDA Parametric

Parameter Name	Attribute value
package instruction	DIE,
Reach Compliance Code	unknow
series	ACT
JESD-30 code	X-XUUC-N14
Logic integrated circuit type	OR GATE
Number of functions	4
Number of entries	2
Number of terminals	14
Package body material	UNSPECIFIED
encapsulated code	DIE
Package shape	UNSPECIFIED
Package form	UNCASED CHIP
Certification status	Not Qualified
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Terminal form	NO LEAD
Terminal location	UPPER
Base Number Matches	1

54ACTQ32MDA Related Products

	54ACTQ32MDA	54ACTQ32DM-MLS	54ACTQ32FM-MLS	54ACTQ32MDS	RM54ACTQ32SDA
Description	ACT SERIES, QUAD 2-INPUT OR GATE, UUC14	ACT SERIES, QUAD 2-INPUT OR GATE, CDIP14, CERAMIC, DIP-14	ACT SERIES, QUAD 2-INPUT OR GATE, CDFP14, CERPACK-14	ACT SERIES, QUAD 2-INPUT OR GATE, UUC14	ACT SERIES, QUAD 2-INPUT OR GATE, CDFP14, CERPACK-14
package instruction	DIE,	DIP,	DFP,	DIE,	DFP,
Reach Compliance Code	unknow	unknown	unknown	unknown	compliant
series	ACT	ACT	ACT	ACT	ACT
JESD-30 code	X-XUUC-N14	R-GDIP-T14	R-GDFP-F14	X-XUUC-N14	R-GDFP-F14
Logic integrated circuit type	OR GATE	OR GATE	OR GATE	OR GATE	OR GATE
Number of functions	4	4	4	4	4
Number of entries	2	2	2	2	2
Number of terminals	14	14	14	14	14
Package body material	UNSPECIFIED	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED	UNSPECIFIED	CERAMIC, GLASS-SEALED
encapsulated code	DIE	DIP	DFP	DIE	DFP
Package shape	UNSPECIFIED	RECTANGULAR	RECTANGULAR	UNSPECIFIED	RECTANGULAR
Package form	UNCASED CHIP	IN-LINE	FLATPACK	UNCASED CHIP	FLATPACK
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum supply voltage (Vsup)	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V
Minimum supply voltage (Vsup)	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V
Nominal supply voltage (Vsup)	5 V	5 V	5 V	5 V	5 V
surface mount	YES	NO	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS	CMOS
Terminal form	NO LEAD	THROUGH-HOLE	FLAT	NO LEAD	FLAT
Terminal location	UPPER	DUAL	DUAL	UPPER	DUAL
Base Number Matches	1	1	1	1	-
Maximum operating temperature	-	125 °C	125 °C	-	125 °C
Minimum operating temperature	-	-55 °C	-55 °C	-	-55 °C
propagation delay (tpd)	-	7.5 ns	7.5 ns	-	7.5 ns
Maximum seat height	-	5.08 mm	2.032 mm	-	2.032 mm
Temperature level	-	MILITARY	MILITARY	-	MILITARY
Terminal pitch	-	2.54 mm	1.27 mm	-	1.27 mm
width	-	7.62 mm	6.2865 mm	-	6.2865 mm

Recommended Resources

Ultrasonic remote control circuit b composed of T-40-16

Phototransistor light-controlled operational amplifier

Control circuit diagram of backup power supply

Integral circuit diagram

Three-phase square wave signal oscillator circuit

875p computer motherboard circuit diagram_009

A scammer called me today.: Today I received a call from a non-display number. I knew it was from an Internet phone. A southern accent came from the other end of the phone, and he called me by my name! 　　"Hello, Mr. Zhang!" 　　"W...; 张无忌1987 Talking

Tutorial on compiling makefile: [size=4] What is makefile? Maybe many Windows programmers don't know this thing, because those Windows IDEs have done this work for you, but I think to be a good and professional programmer, you still...; Jacktang DSP and ARM Processors

MSP430--Low Power Mode: 1.CPU structure: 16 registers R0-R15, 16-bit arithmetic logic unit ALU and an instruction control unit. 2. Registers R4-R15 are general registers and have no special functions. R0-R3 has special featu...; Aguilera Microcontroller MCU

VC and DDK: I use VC programming and need to use functions in DDK such as: CM_Enumerate_Classes(IN ULONG ulClassIndex,OUT LPGUID ClassGuid,IN ULONG ulFlags); I have added D:\WINDDK\3790.1830\INC\WXP in VC Tools->...; tclbbq Embedded System

LVDS transceiver problem,: I used the 2 pairs of I/O pins on the board as the LVDS transceiver (that is, self-transmitting and self-receiving), and used the 50MHZ on the board as the LVDS transceiver clock. However, there was a...; eeleader FPGA/CPLD

How did you draw this circuit diagram?: The pictures drawn with DXP are divided into several parts. How to draw the whole picture?...; 白丁 PCB Design

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components