EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

BLU2512-8061-QB5W

Description
Fixed Resistor, Thin Film, 1W, 8060ohm, 200V, 0.02% +/-Tol, 5ppm/Cel, 2512,
CategoryPassive components    The resistor   
File Size345KB,1 Pages
ManufacturerRCD Components Inc.
Websitehttp://www.rcdcomponents.com/
Environmental Compliance
Download Datasheet Parametric View All

BLU2512-8061-QB5W Overview

Fixed Resistor, Thin Film, 1W, 8060ohm, 200V, 0.02% +/-Tol, 5ppm/Cel, 2512,

BLU2512-8061-QB5W Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid739521836
Reach Compliance Codecompliant
Country Of OriginTaiwan
ECCN codeEAR99
YTEOL7.95
Other featuresULTRA PRECISION
structureRectangular
JESD-609 codee3
Installation featuresSURFACE MOUNT
Number of terminals2
Maximum operating temperature155 °C
Minimum operating temperature-55 °C
Package height0.61 mm
Package length6.3 mm
Package formSMT
Package width3.2 mm
method of packingBULK
Rated power dissipation(P)1 W
Rated temperature70 °C
resistance8060 Ω
Resistor typeFIXED RESISTOR
size code2512
surface mountYES
technologyTHIN FILM
Temperature Coefficient5 ppm/°C
Terminal surfaceMatte Tin (Sn) - with Nickel (Ni) barrier
Terminal shapeWRAPAROUND
Tolerance0.02%
Operating Voltage200 V
【Design Tools】Latest information on Xilinx automotive electronics
1. Automotive driver assistance systems : using the processing power of FGPA . 2. Graphics revolution in automotive instrument design using FPGA ....
GONGHCU FPGA/CPLD
About the problem of calling MediaPlayer control in Windows Mobile 5.0! Urgent!
I am now calling mediaplayer in Windows Mobile 5.0 to play video and audio! Playing, pausing, etc. are all fine through interfaces such as IWMPPlayer and IWMPControls! The problem now is that when I c...
fdsa235236 Embedded System
Where can I find the delay parameters of the FPGA in the calculation of the SDRAM clock phase shift?
The calculation formula for SDRAM clock phase shift is given in Altera's official manual Embedded Peripheral IP User Guide. The document says that the FPGA delay parameters are in the compiled file, b...
jiabujia FPGA/CPLD
The latest arrangements and precautions for the 2013 National Games
[i=s] This post was last edited by paulhyde on 2014-9-15 03:39 [/i]...
kjxz2011 Electronics Design Contest
ARM7&9 Instruction Set User Guide
ARM7&9 instruction set user guide, share it. Welcome everyone to support it. :lol...
longtianch ARM Technology
Can anyone help explain the concept of short message class?
[color=#008000]First, let's briefly explain the concept of short message class: According to the designated storage location, short messages are divided into four classes: class 0 - 3. You can also sp...
dudu_002 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 596  1835  2290  2312  797  13  37  47  17  7 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号