EEWORLDEEWORLDEEWORLD

Part Number

Search

530SB757M000DGR

Description
LVDS Output Clock Oscillator, 757MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

530SB757M000DGR Overview

LVDS Output Clock Oscillator, 757MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530SB757M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency757 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
[MSP430 sharing] msp430F149 simple CNC DC power supply
msp430F149 simple digitalcontrolled DC power supply. If you want to learn about low power consumption power supply, you can go to the past and have a look....
hangsky Microcontroller MCU
The aircraft must use a Renesas MCU and cannot use any other flight control
[i=s]This post was last edited by paulhyde on 2014-9-15 03:07[/i] rt, confirmed news!...
elite666 Electronics Design Contest
The concept and basic principle of PWM "dead zone"
[size=4] Dead zone means that after the upper half bridge is turned off, the lower half bridge is turned on after a delay of a period of time, or after the lower half bridge is turned off, the upper h...
qwqwqw2088 Analogue and Mixed Signal
I have a communication problem between the serial uarts of two C8051f04x chips. Please help me. I don't have much points, so I can only thank you.
This is part of my graduation project. At present, it only requires that microcontroller a can send a byte to microcontroller b, and the rest can be figured out. However, my microcontroller b can't re...
chaengli Embedded System
TI official CMD file description
There are three CMD files officially provided by TI: 28335_RAM_lnk.cmd, F28335.cmd, DSP2833x_Headers_nonBIOS.cmd. When debugging the program, add the 28335_RAM_lnk.cmd file to the project, and the pro...
Jacktang DSP and ARM Processors
Keysight Technology Registration Prize Draw March 2 - March 4 Winners Report [Keysight Technology Thanksgiving Month]
[font=微软雅黑][size=4]Keysight Oscilloscope Thanksgiving Month Daily Registration and Prize Draw Winners Report[/size][/font]{:1_94:} [font=微软雅黑][size=4][backcolor=red][color=#ffffff]March 2 - March 4[/c...
nmg Test/Measurement

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2165  204  2188  548  1223  44  5  45  12  25 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号