DSC6142HL2B-016.0000 datasheet, PDF

DSC6142HL2B-016.0000: DescriptionCMOS Output Clock Oscillator, 16MHz Nom; CategoryPassive components oscillator; File Size2MB，34 Pages; ManufacturerMicrochip; Websitehttps://www.microchip.com

Download Datasheet Parametric View All

DSC6142HL2B-016.0000 Overview

CMOS Output Clock Oscillator, 16MHz Nom

Parameter Name	Attribute value
Objectid	7271714371
Reach Compliance Code	compliant
Country Of Origin	Thailand
YTEOL	6.12
Other features	ENABLE/DISABLE FUNCTION
maximum descent time	1.5 ns
Frequency Adjustment - Mechanical	NO
frequency stability	25%
Installation features	SURFACE MOUNT
Number of terminals	4
Nominal operating frequency	16 MHz
Maximum operating temperature	105 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
Output load	15 pF
Encapsulate equivalent code	SOLCC4,.05,47
physical size	1.6mm x 1.2mm x 0.89mm
longest rise time	1.5 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	1.71 V
surface mount	YES
maximum symmetry	55/45 %

EMI/EMC - Principles and Countermeasures (Part 4): [b]3. Electromagnetic induction and interference[/b] Any conductor, as long as there is current passing through it, will generate a magnetic field around it, and the magnetic field will induce the sur...; 草原狼王 Power technology

launchpad5529 clock issue: The launchpad5529 is only connected to a 4M XT2. Can I only get a 25M clock through the DCO and use the 4M clock for calibration? Can I use the 4M clock to overclock to get 25M?...; jetlin1992 Microcontroller MCU

【ACTEL】Questions on using Actel's embedded logic analyzer: Problems with using the embedded logic analyzer in Actel Hello everyone, I am using the Pro Asic3 series A3P250 chip . When I use Identify Debugger to debug, after downloading the program to the chip,...; eeleader FPGA/CPLD

Everyone loves Yidianli - forward to get gifts!: [b][color=#000000][font=宋体]Everyone loves Easy Power Supply[/font][font=Cambria]——[/font][font=宋体]Repost and get a gift! [/font][/color]Activity theme: Everyone loves Easy Power Supply——Repost and get...; wangshi_8678 Analogue and Mixed Signal

Does anyone have a video tutorial on Xiaomei's FPGA design ideas and verification methods?: Does anyone have a video tutorial on Xiaomei's FPGA design ideas and verification methods? Thank you....; 张正发 FPGA/CPLD

Create a flexible EDGE data receiver(Part 1): Today''s integrated solutions don''t necessarily have to result in a high level of complexity. The introduction of new wireless standards often places tremendous pressure on the underlying technologie...; fly RF/Wirelessly

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components