EEWORLDEEWORLDEEWORLD

Part Number

Search

IS61SP25616-5TQ

Description
256K x 16, 256K x 18 SYNCHRONOUS PIPELINED STATIC RAM
File Size123KB,15 Pages
ManufacturerISSI(Integrated Silicon Solution Inc.)
Websitehttp://www.issi.com/
Download Datasheet View All

IS61SP25616-5TQ Overview

256K x 16, 256K x 18 SYNCHRONOUS PIPELINED STATIC RAM

IS61SP25616
IS61SP25618
256K x 16, 256K x 18 SYNCHRONOUS
PIPELINED STATIC RAM
FEATURES
• Internal self-timed write cycle
• Individual Byte Write Control and Global Write
• Clock controlled, registered address, data and
control
• Pentium™ or linear burst sequence control using
MODE input
• Three chip enables for simple depth expansion
and address pipelining
• Common data inputs and data outputs
• JEDEC 100-Pin TQFP and
119-pin PBGA package
• Single +3.3V, +10%, -5% power supply
• Power-down snooze mode
ISSI
®
APRIL 2001
DESCRIPTION
The
ISSI
IS61SP25616 and IS61SP25618 is a high-speed
synchronous static RAM designed to provide a burstable,
high-performance memory for high speed networking and
communication applications. It is organized as 262,144
words by 16 bits and 18 bits, fabricated with
ISSI
's
advanced CMOS technology. The device integrates a 2-bit
burst counter, high-speed SRAM core, and high-drive
capability outputs into a single monolithic circuit. All
synchronous inputs pass through registers controlled by
a positive-edge-triggered single clock input.
Write cycles are internally self-timed and are initiated by
the rising edge of the clock input. Write cycles can be from
one to four bytes wide as controlled by the write control
inputs.
Separate byte enables allow individual bytes to be written.
BW1
controls DQ1-8,
BW2
controls DQ9-16, conditioned
by
BWE
being LOW. A LOW on
GW
input would cause all
bytes to be written.
Bursts can be initiated with either
ADSP
(Address Status
Processor) or
ADSC
(Address Status Cache Controller)
input pins. Subsequent burst addresses can be generated
internally and controlled by the
ADV
(burst address
advance) input pin.
The mode pin is used to select the burst sequence order,
Linear burst is achieved when this pin is tied LOW.
Interleave burst is achieved when this pin is tied HIGH or
left floating.
FAST ACCESS TIME
Symbol
t
KQ
t
KC
Parameter
Clock Access Time
Cycle Time
Frequency
-166
3.5
6
166
-150
3.8
6.7
150
-133
4
7.5
133
-5
5
10
100
Units
ns
ns
MHz
ISSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any
errors which may appear in this publication. © Copyright 2001, Integrated Silicon Solution, Inc.
Integrated Silicon Solution, Inc. — 1-800-379-4774
Rev. A
04/17/01
1
Portable Product Development Solutions
An embedded core module for TI OMAP3530 processor, pre-installed with Linux2.6 multitasking operating system, and supports Wince 6.0 operating system. The board supports a 30-pin FPC interface, and cu...
xhxyd Medical Electronics
Share: Several questions about the battery monitor bq76pl455a
[b][size=4]Question 1: Demo program problem of bq76pl455a[/size][/b] [size=4]1) Using BQ76PL455EVM + software bq76PL455_GUI alone through the included TTL line, the voltage feedback value is displayed...
qwqwqw2088 Analogue and Mixed Signal
EEWORLD University Hall----Design of series capacitor step-down converter
Design of series capacitor buck converter : https://training.eeworld.com.cn/course/4117...
hi5 Talking
Why is there an error in obtaining the subnet mask when dialing up PPPoE in Wince6.0 system?
The PC is used as a server, and the Wince6.0 system instrument performs PPPoE dial-up. The result information is printed out. Then a PC is used to dial PPPoE and the result information is also printed...
ruohanlee Embedded System
A digital input controller for audio Class D amplifers
[i=s]This post was last edited by dontium on 2015-1-23 13:16[/i]A digital input controller for audio Class D amplifers with 100W 0.004%THD+N and 113dB DR...
kunmingcai Analogue and Mixed Signal
Nand Flash partition problem
I would like to ask you guys, do I need to partition NandFlash before burning Eboot? If so, how to partition it?...
gw1300 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1070  394  1592  2698  487  22  8  33  55  10 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号