EEWORLDEEWORLDEEWORLD

Part Number

Search

ABL-32.0000MHZ-N-4-Y-L2-P

Description
Parallel - 3Rd Overtone Quartz Crystal, 32MHz Nom, HC/49US, 3 PIN
CategoryPassive components    Crystal/resonator   
File Size1MB,3 Pages
ManufacturerAbracon
Websitehttp://www.abracon.com/index.htm
Environmental Compliance
Download Datasheet Parametric View All

ABL-32.0000MHZ-N-4-Y-L2-P Overview

Parallel - 3Rd Overtone Quartz Crystal, 32MHz Nom, HC/49US, 3 PIN

ABL-32.0000MHZ-N-4-Y-L2-P Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid1546077616
package instructionHC/49US, 3 PIN
Reach Compliance Codecompliant
Country Of OriginMainland China
YTEOL6.05
Other featuresAT CUT; FOAM
Ageing5 PPM/YEAR
Crystal/Resonator TypePARALLEL - 3RD OVERTONE
Drive level100 µW
frequency stability0.003%
frequency tolerance30 ppm
JESD-609 codee3
load capacitance18 pF
Installation featuresTHROUGH HOLE MOUNT
Nominal operating frequency32 MHz
Maximum operating temperature85 °C
Minimum operating temperature-30 °C
physical sizeL11.5XB5.0XH3.5 (mm)/L0.453XB0.197XH0.138 (inch)
Series resistance80 Ω
surface mountNO
Terminal surfaceBright Tin (Sn) - annealed
HC/49US (AT49) MICROPROCESSOR CRYSTAL
ABL Series
FEATURES:
• High reliability & Low Cost
• Tight stability & extended temperature
• Proven resistance welded metal package
Pb
RoHS
Compliant
APPLICATIONS:
• Home electronics
• Computers, modems, and communications
• Automotive and industrial
• High-precision TCXO and clock applications
• Microprocessors
11.5 x 5.0 x 3.5 mm
| | | | | | | | | | | | | | |
STANDARD SPECIFICATIONS:
PARAMETERS
ABRACON P/N
Frequency
Operation Mode
ABL Series
3.579545 MHz to 70 MHz
AT cut (Fundamental or 3rd OT) or BT cut (See options)
3.579545MHz - 24.0MHz (Fundamental) (Standard)
24.01 - 70.00MHz (3rd- Overtone) (Standard)
24.01MHz - 50.00MHz (Fund. AT or BT) (See options)
0°C to + 70°C (see options)
- 55°C to + 125°C
± 50 ppm max. (see options)
± 50 ppm max. (see options)
See Table 1
7pF max.
18pF (see options)
1 mW max., 100μW typical
± 5ppm max.
500 M min at 100Vdc ± 15V
1μW to 500μW
Change in frequency (Maximum - Minimum) over DLD range < ±10ppm
Change in ESR (Maximum - Minimum) over DLD range < 25% of Max ESR value
Maximum ESR over DLD range < Max ESR value
Operating Temperature
Storage Temperature
Frequency Tolerance at +25°C
Frequency Stability over the
Operating Temp. (Ref to +25°C)
Equivalent Series Resistance
Shunt Capacitance C
0
Load Capacitance C
L
Drive Level
Aging at 25°C ± 3°C Per Year
Insulation Resistance
Drive level dependency (DLD),
minimum 7 points tested
TABLE 1: ESR
FREQUENCY (MHz)
3.579 - 4.999 (Fund.)
5.000 - 5.999 (Fund.)
6.000 - 7.999 (Fund.)
8.000 - 8.999 (Fund.)
9.000 - 9.999 (Fund.)
10.000 - 15.999 (Fund.)
16.000 - 50.000 (Fund.)
24.01 - 31.999 (3rd O/T)
32.000 - 70.00 (3rd O/T)
ESR ( )
180
120
100
80
60
50
40
100
80
ABRACON IS
ISO 9001 / QS 9000
CERTIFIED
Revised: 12.04.09
30332 Esperanza, Rancho Santa Margarita, California 92688
tel 949-546-8000
|
fax 949-546-8001
| www.abracon.com
Visit www.abracon.com for Terms & Conditions of Sale
How to improve the left shift of LED dot matrix?
A while ago, I bought a 16×64 dot matrix screen with STC89C52RC driver from another forum . Based on the actual object, I have drawn its circuit and downloaded a left shift program , but after a long ...
简糊仙 51mcu
Asynchronous Timing Design in ASIC.pdf
Asynchronous Timing Design in ASIC.pdf...
zxopenljx FPGA/CPLD
Implementation of large file storage on Linux platform (greater than 2G)
When compiling the program, set the file offset. The interface is used to handle file offsets: one group uses 32-bit file offsets and the other group uses 64-bit file offsets. The key point is to add ...
37°男人 DSP and ARM Processors
Under what circumstances will all C language converted to assembly language be nop
My program compiles and links fine. After downloading it, I see a mixed C and ASM program, and all ASM statements are nop. First, there are two nops under main, and then each statement compiled after ...
sjl0991 DSP and ARM Processors
New Year photo sharing and phone credit giveaway
[backcolor=inherit][font=微软雅黑][size=3][color=#000] New Year, New Touch, EEWORLD Phone Credit Distribution :pleased:[/color][/size][/font][/backcolor] [backcolor=inherit][font=微软雅黑][size=3][color=#000]...
EEWORLD社区 Talking
Multiple FPGA video tutorial interview questions, free sharing
[b][font=宋体]Online classroom:[/font][/b][align=left]Tencent classroom: [url=https://ke.qq.com/course/213866?from=15]https://ke.qq.com/course/213866?from=15[/url][/align][align=left] [/align][align=lef...
pork7894@qq.com FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1835  990  2724  896  1896  37  20  55  19  39 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号