EEWORLDEEWORLDEEWORLD

Part Number

Search

IS61SP25618-5TQ

Description
Cache SRAM, 256KX18, 5ns, CMOS, PQFP100, TQFP-100
Categorystorage    storage   
File Size123KB,15 Pages
ManufacturerISSI(Integrated Silicon Solution Inc.)
Websitehttp://www.issi.com/
Download Datasheet View All

IS61SP25618-5TQ Overview

Cache SRAM, 256KX18, 5ns, CMOS, PQFP100, TQFP-100

IS61SP25616
IS61SP25618
256K x 16, 256K x 18 SYNCHRONOUS
PIPELINED STATIC RAM
FEATURES
• Internal self-timed write cycle
• Individual Byte Write Control and Global Write
• Clock controlled, registered address, data and
control
• Pentium™ or linear burst sequence control using
MODE input
• Three chip enables for simple depth expansion
and address pipelining
• Common data inputs and data outputs
• JEDEC 100-Pin TQFP and
119-pin PBGA package
• Single +3.3V, +10%, -5% power supply
• Power-down snooze mode
ISSI
®
APRIL 2001
DESCRIPTION
The
ISSI
IS61SP25616 and IS61SP25618 is a high-speed
synchronous static RAM designed to provide a burstable,
high-performance memory for high speed networking and
communication applications. It is organized as 262,144
words by 16 bits and 18 bits, fabricated with
ISSI
's
advanced CMOS technology. The device integrates a 2-bit
burst counter, high-speed SRAM core, and high-drive
capability outputs into a single monolithic circuit. All
synchronous inputs pass through registers controlled by
a positive-edge-triggered single clock input.
Write cycles are internally self-timed and are initiated by
the rising edge of the clock input. Write cycles can be from
one to four bytes wide as controlled by the write control
inputs.
Separate byte enables allow individual bytes to be written.
BW1
controls DQ1-8,
BW2
controls DQ9-16, conditioned
by
BWE
being LOW. A LOW on
GW
input would cause all
bytes to be written.
Bursts can be initiated with either
ADSP
(Address Status
Processor) or
ADSC
(Address Status Cache Controller)
input pins. Subsequent burst addresses can be generated
internally and controlled by the
ADV
(burst address
advance) input pin.
The mode pin is used to select the burst sequence order,
Linear burst is achieved when this pin is tied LOW.
Interleave burst is achieved when this pin is tied HIGH or
left floating.
FAST ACCESS TIME
Symbol
t
KQ
t
KC
Parameter
Clock Access Time
Cycle Time
Frequency
-166
3.5
6
166
-150
3.8
6.7
150
-133
4
7.5
133
-5
5
10
100
Units
ns
ns
MHz
ISSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any
errors which may appear in this publication. © Copyright 2001, Integrated Silicon Solution, Inc.
Integrated Silicon Solution, Inc. — 1-800-379-4774
Rev. A
04/17/01
1
The downtime of WIDGET_GraphYT running emWin on F7
[i=s] This post was last edited by swisor on 2015-10-13 15:23 [/i] I have been using emWin these days. The emWin routines in the ST development kit are not very powerful (what else is there except a H...
swisor stm32/stm8
Kernel porting
[align=left]Raw OS has been successfully ported to multiple chips, including arm 9, cortex-m0, cortex-m4, cortex-m3, mips32 and so on. Two chips were implemented with great emphasis, the first is s3c2...
凌海滨 Embedded System
TI's new MCU is coming: 10 times the computing power of previous flash-based MCUs, are you excited?
MCU appearance, processor-level computing performance, This new product from TI seems to be very powerful. Are you attracted by it? Do you want to test it?TI Sitara AM2x MCU combines processor-level c...
nmg Microcontroller MCU
When drawing the package in Allegro PCB, is the coordinate origin taken as the first pin of the chip or the physical center of the chip?
1. What is the difference between the two when mounting? 2. Can these two different packaging methods be used on the same PCB board? 3. Can they be easily changed (the coordinate origin is changed aft...
feaven PCB Design
MATLAB program for dynamic obstacle avoidance using artificial potential field method
As the title says, static obstacles are already there, how to make them dynamic? The best result is that all target obstacles are dynamic. It can track the target in real time and avoid obstacles. Tha...
不懂401 Embedded System
Hot-swapping issues with multiple signal pins
There is a backplane with a PCIE16 socket, and a control board needs to be designed to connect to it. The backplane provides power, and there are nearly 60 control and status signals that need to be h...
yuchunyugo PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 115  1134  2486  440  2855  3  23  51  9  58 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号