EEWORLDEEWORLDEEWORLD

Part Number

Search

8N4Q001LG-0055CDI

Description
IC osc clock QD freq 10clcc
Categorysemiconductor    Analog mixed-signal IC   
File Size163KB,20 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric View All

8N4Q001LG-0055CDI Online Shopping

Suppliers Part Number Price MOQ In stock  
8N4Q001LG-0055CDI - - View Buy Now

8N4Q001LG-0055CDI Overview

IC osc clock QD freq 10clcc

8N4Q001LG-0055CDI Parametric

Parameter NameAttribute value
Datasheets
IDT8N4Q001 Rev G
FemtoClock®
NG Ordering Guide
Standard Package364
CategoryIntegrated Circuits (ICs)
FamilyClock/Timing - Programmable Timers and Oscillators
PackagingTray
TypeClock Oscill
Cou-
Frequency156.25MHz, 125MHz, 100MHz, 25.175MHz
Voltage - Supply2.375 V ~ 2.625 V
Current - Supply155mA
Operating Temperature-40°C ~ 85°C
Package / Case10-CLCC
Supplier Device Package10-CLCC (7x5)
Mounting TypeSurface Mou
Other NamesIDT8N4Q001LG-0055CDIIDT8N4Q001LG-0055CDI-ND
Quad-Frequency Programmable XO IDT8N4Q001 REV G
DATA SHEET
General Description
The IDT8N4Q001 is a Quad-Frequency Programmable Clock
Oscillator with very flexible frequency programming capabilities. The
device uses IDT’s fourth generation FemtoClock® NG technology for
an optimum high clock frequency and low phase noise performance.
The device accepts 2.5V or 3.3V supply and is packaged in a small,
lead-free (RoHS 6) 10-lead ceramic 5mm x 7mm x 1.55mm package.
Besides the four default power-up frequencies set by the FSEL0 and
FSEL1 pins, the IDT8N4Q001 can be programmed via the I
2
C
interface to output clock frequencies between 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz to a very high degree of
precision with a frequency step size of 435.9Hz ÷
N
(N is the PLL
output divider). Since the FSEL0 and FSEL1 pins are mapped to four
independent PLL divider registers (P, MINT, MFRAC and N),
reprogramming those registers to other frequencies under control of
FSEL0 and FSEL1 is supported. The extended temperature range
supports wireless infrastructure, telecommunication and networking
end equipment requirements.
Features
Fourth generation FemtoClock® NG technology
Programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Four power-up default frequencies (see part number order
codes), re-programmable by I
2
C
I
2
C programming interface for the output clock frequency and
internal PLL control registers
Frequency programming resolution is 435.9Hz ÷N
One 2.5V, 3.3V LVDS clock output
Two control inputs for the power-up default frequency
LVCMOS/LVTTL compatible control inputs
RMS phase jitter @ 156.25MHz (12kHz - 20MHz): 0.253ps
(typical), integer PLL feedback configuration
RMS phase jitter @ 156.25MHz (1kHz - 40MHz): 0.263ps
(typical), integer PLL feedback configuration
Full 2.5V or 3.3V supply modes
-40°C to 85°C ambient operating temperature
Available in Lead-free (RoHS 6) package
Block Diagram
OSC
f
XTAL
÷MINT,
MFRAC
2
25
FSEL1
FSEL0
SCLK
SDATA
OE
Pulldown
Pulldown
Pullup
Pullup
Pullup
Pin Assignment
÷P
PFD
&
LPF
FemtoClock® NG
VCO
1950-2600MHz
÷N
Q
nQ
DNU 1
OE 2
GND 3
FSEL0 4
FSEL1 5
10 SCLK
9 SDATA
8 V
DD
7 nQ
6 Q
7
Configuration Register (ROM)
(Frequency, APR, Polarity)
I
2
C Control
IDT8N4Q001
10-lead ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
IDT8N4Q001GCD
REVISION A
MARCH 6, 2012
1
©2012 Integrated Device Technology, Inc.
A rare introductory textbook on 51 single-chip microcomputers
I spent years searching online to find a rare 51 MCU introductory textbook. If you are an expert, there is no need to read it. If you are an entry-level user, hehe......
hxzkyd 51mcu
113586004 The discussion group of "Smart Home System" has been opened
Netizens who wish to participate in the "Smart Home System" can add group 113586004 and discuss issues in the group. [[i] This post was last edited by zhaojun_xf on 2010-7-31 10:28 [/i]]...
zhaojun_xf DIY/Open Source Hardware
About 28377D Flash burning problem
This is the configuration I burned for it. It compiles fine in debug mode, but it compiles in compile mode and it fails. I don't know where the error isBelow is the CMD file where the error is...
xinhe Microcontroller MCU
Useful books for msp430
lz is new here, I need chip coins, please support me if I'm the fourth one {:1_85:} I will share some programs I wrote with you later...
mixwell Microcontroller MCU
ESP32-S2 development pit (1) - open filling
[i=s]This post was last edited by RCSN on 2020-5-15 22:25[/i]Espressif has released this wireless MCU with USB - ESP32S2 for a while, and the author wanted to use this new product to develop a USB-rel...
RCSN DIY/Open Source Hardware
NIOS design process example explanation
If the design is a little complicated, then too much attention to the underlying details will become a burden. Imagine that we usually write C programs on the computer. For example, to output a line o...
心仪 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2288  445  2911  821  2198  47  9  59  17  45 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号