K7Q321854M-FC25 datasheet, PDF

Datasheet> All Categories > storage> storage> K7Q321854M-FC25

K7Q321854M-FC25: DescriptionQDR SRAM, 2MX18, 2ns, CMOS, PBGA165, 15 X 17 MM, FBGA-165; Categorystorage storage; File Size512KB，17 Pages; ManufacturerSAMSUNG; Websitehttp://www.samsung.com/Products/Semiconductor/

Download Datasheet Parametric Compare View All

K7Q321854M-FC25 Overview

QDR SRAM, 2MX18, 2ns, CMOS, PBGA165, 15 X 17 MM, FBGA-165

K7Q321854M-FC25 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	SAMSUNG
Parts packaging code	BGA
package instruction	LBGA, BGA165,11X15,40
Contacts	165
Reach Compliance Code	compliant
ECCN code	3A991.B.2.A
Maximum access time	2 ns
Other features	PIPELINED ARCHITECTURE
Maximum clock frequency (fCLK)	250 MHz
I/O type	SEPARATE
JESD-30 code	R-PBGA-B165
JESD-609 code	e0
length	17 mm
memory density	37748736 bit
Memory IC Type	QDR SRAM
memory width	18
Number of functions	1
Number of terminals	165
word count	2097152 words
character code	2000000
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	2MX18
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	LBGA
Encapsulate equivalent code	BGA165,11X15,40
Package shape	RECTANGULAR
Package form	GRID ARRAY, LOW PROFILE
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	1.5/1.8,2.5 V
Certification status	Not Qualified
Maximum seat height	1.4 mm
Minimum standby current	2.4 V
Maximum supply voltage (Vsup)	2.6 V
Minimum supply voltage (Vsup)	2.4 V
Nominal supply voltage (Vsup)	2.5 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	BALL
Terminal pitch	1 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED
width	15 mm
Base Number Matches	1

Preview

Download Datasheet

View All

K7Q323654M

K7Q321854M

Document Title

1Mx36-bit, 2Mx18-bit QDR

SRAM

Preliminary

1Mx36 & 2Mx18 QDR

b4 SRAM

Revision History

Rev. No.

0.0

0.1

0.2

History

1. Initial document.

1. Reserved pin for high density name change from NC to Vss/SA

1. Correct AC timing characteristics( tKHCK of -20part ; 0.0 to 2.0 )

Draft Date

Sep. 5, 2001

Dec. 5, 2001

Oct. 23, 2002

Remark

Advance

Preliminary

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the

specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any ques-

tions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.

-1-

Oct. 2002

Rev 0.2

K7Q323654M

K7Q321854M

GENERAL DESCRIPTION

Preliminary

1Mx36 & 2Mx18 QDR

b4 SRAM

The K7Q323654M and K7Q321854M are 37,748,736-bits QDR(Quad Data Rate) Synchronous Pipelined Burst SRAMs.

They are organized as 1,048,576 words by 36bits for K7Q323654M and 2,097,152 words by 18 bits for K7Q321854M.

The QDR operation is possible by supporting DDR read and write operations through separate data output and input ports

with the same cycle. Memory bandwidth is maxmized as data can be transfered into sram

on every rising edge of K and K, and transfered out of sram on every rising edge of C and C.

And totally independent read and write ports eliminate the need for high speed bus turn around.

Address for read and write are latched on alternate rising edges of the input clock K.

Data inputs, and all control signals are synchronized to the input clock ( K or K ).

Normally data outputs are synchronized to output clocks ( C and C ), but when C and C are tied high,

the data outputs are synchronized to the input clocks ( K and K ).

Common address bus is used to access address both for read and write operations.

The internal burst counter is fiexd to 4-bit sequential for both read and write operations, reguiring tow full clock bus cycles.

Any request that attempts to interrupt a burst operation in progress is ignored.

Synchronous pipeline read and late write enable high speed operations.

Simple depth expansion is accomplished by using R and W for port selection.

Byte write operation is supported with BW

and BW

( BW

and BW

3 )

pins.

IEEE 1149.1 serial boundary scan (JTAG) simplifies monitoring package pads attachment status with system.

The K7Q323654M and K7Q321854M are implemented with SAMSUNG's high performance 6T CMOS technology and is available

in 165pin FBGA packages. Multiple power and ground pins minimize ground bounce.

Read Operations

Read cycles are initiated by activating R at the rising edge of the positive input clock K.

Address is presented and stored in the read address register synchronized with K clock.

For 4-bit burst DDR operation, it will access four 36-bit or 18-bit data words with each read command.

The first pipelined data is transfered out of the device triggered by C clock following next K clock rising edge.

Next burst data is triggered by the rising edge of following C clock rising edge.

The process continues until all four data are transfered.

Continuous read operations are initiated with K clock rising edge.

And pipelined data are transferred out of device on every rising edge of both C and C clocks.

In case C and C tied to high, output data are triggered by K and K instead of C and C.

When the R is disabled after a read operation, the K7Q323654M and K7Q321854M will first complete burst read operation

before entering into deselect mode at the next K clock rising edge.

Then output drivers disabled automatically to high impedance state.

-5-

Oct. 2002

Rev 0.2

K7Q321854M-FC25 Related Products

	K7Q321854M-FC25	K7Q321854M-FC13	K7Q321854M-FC16	K7Q323654M-FC13	K7Q321854M-FC22	K7Q321854M-FC20	K7Q323654M-FC20	K7Q323654M-FC16	K7Q323654M-FC25	K7Q323654M-FC22
Description	QDR SRAM, 2MX18, 2ns, CMOS, PBGA165, 15 X 17 MM, FBGA-165	QDR SRAM, 2MX18, 3ns, CMOS, PBGA165, 15 X 17 MM, FBGA-165	QDR SRAM, 2MX18, 2.5ns, CMOS, PBGA165, 15 X 17 MM, FBGA-165	QDR SRAM, 1MX36, 3ns, CMOS, PBGA165, 15 X 17 MM, FBGA-165	QDR SRAM, 2MX18, 2.2ns, CMOS, PBGA165, 15 X 17 MM, FBGA-165	QDR SRAM, 2MX18, 2.2ns, CMOS, PBGA165, 15 X 17 MM, FBGA-165	QDR SRAM, 1MX36, 2.2ns, CMOS, PBGA165, 15 X 17 MM, FBGA-165	QDR SRAM, 1MX36, 2.5ns, CMOS, PBGA165, 15 X 17 MM, FBGA-165	QDR SRAM, 1MX36, 2ns, CMOS, PBGA165, 15 X 17 MM, FBGA-165	QDR SRAM, 1MX36, 2.2ns, CMOS, PBGA165, 15 X 17 MM, FBGA-165
Is it Rohs certified?	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible
Maker	SAMSUNG	SAMSUNG	SAMSUNG	SAMSUNG	SAMSUNG	SAMSUNG	SAMSUNG	SAMSUNG	SAMSUNG	SAMSUNG
Parts packaging code	BGA	BGA	BGA	BGA	BGA	BGA	BGA	BGA	BGA	BGA
package instruction	LBGA, BGA165,11X15,40	LBGA, BGA165,11X15,40	LBGA, BGA165,11X15,40	LBGA, BGA165,11X15,40	LBGA, BGA165,11X15,40	LBGA, BGA165,11X15,40	LBGA, BGA165,11X15,40	LBGA, BGA165,11X15,40	LBGA, BGA165,11X15,40	LBGA, BGA165,11X15,40
Contacts	165	165	165	165	165	165	165	165	165	165
Reach Compliance Code	compliant	compliant	compliant	compliant	compliant	compliant	compliant	compliant	compliant	compliant
ECCN code	3A991.B.2.A	3A991.B.2.A	3A991.B.2.A	3A991.B.2.A	3A991.B.2.A	3A991.B.2.A	3A991.B.2.A	3A991.B.2.A	3A991.B.2.A	3A991.B.2.A
Base Number Matches	1	1	1	1	1	1	1	1	1	1
Maximum access time	2 ns	3 ns	2.5 ns	-	2.2 ns	2.2 ns	2.2 ns	-	2 ns	2.2 ns
Other features	PIPELINED ARCHITECTURE	PIPELINED ARCHITECTURE	PIPELINED ARCHITECTURE	-	PIPELINED ARCHITECTURE	PIPELINED ARCHITECTURE	PIPELINED ARCHITECTURE	-	PIPELINED ARCHITECTURE	PIPELINED ARCHITECTURE
Maximum clock frequency (fCLK)	250 MHz	133.33 MHz	166.66 MHz	-	222 MHz	200 MHz	200 MHz	-	250 MHz	222 MHz
I/O type	SEPARATE	SEPARATE	SEPARATE	-	SEPARATE	SEPARATE	SEPARATE	-	SEPARATE	SEPARATE
JESD-30 code	R-PBGA-B165	R-PBGA-B165	R-PBGA-B165	-	R-PBGA-B165	R-PBGA-B165	R-PBGA-B165	-	R-PBGA-B165	R-PBGA-B165
JESD-609 code	e0	e0	e0	-	e0	e0	e0	-	e0	e0
length	17 mm	17 mm	17 mm	-	17 mm	17 mm	17 mm	-	17 mm	17 mm
memory density	37748736 bit	37748736 bit	37748736 bit	-	37748736 bit	37748736 bit	37748736 bit	-	37748736 bit	37748736 bit
Memory IC Type	QDR SRAM	QDR SRAM	QDR SRAM	-	QDR SRAM	QDR SRAM	QDR SRAM	-	QDR SRAM	QDR SRAM
memory width	18	18	18	-	18	18	36	-	36	36
Number of functions	1	1	1	-	1	1	1	-	1	1
Number of terminals	165	165	165	-	165	165	165	-	165	165
word count	2097152 words	2097152 words	2097152 words	-	2097152 words	2097152 words	1048576 words	-	1048576 words	1048576 words
character code	2000000	2000000	2000000	-	2000000	2000000	1000000	-	1000000	1000000
Operating mode	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	-	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	-	SYNCHRONOUS	SYNCHRONOUS
Maximum operating temperature	70 °C	70 °C	70 °C	-	70 °C	70 °C	70 °C	-	70 °C	70 °C
organize	2MX18	2MX18	2MX18	-	2MX18	2MX18	1MX36	-	1MX36	1MX36
Output characteristics	3-STATE	3-STATE	3-STATE	-	3-STATE	3-STATE	3-STATE	-	3-STATE	3-STATE
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	-	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	-	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	LBGA	LBGA	LBGA	-	LBGA	LBGA	LBGA	-	LBGA	LBGA
Encapsulate equivalent code	BGA165,11X15,40	BGA165,11X15,40	BGA165,11X15,40	-	BGA165,11X15,40	BGA165,11X15,40	BGA165,11X15,40	-	BGA165,11X15,40	BGA165,11X15,40
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	-	RECTANGULAR	RECTANGULAR	RECTANGULAR	-	RECTANGULAR	RECTANGULAR
Package form	GRID ARRAY, LOW PROFILE	GRID ARRAY, LOW PROFILE	GRID ARRAY, LOW PROFILE	-	GRID ARRAY, LOW PROFILE	GRID ARRAY, LOW PROFILE	GRID ARRAY, LOW PROFILE	-	GRID ARRAY, LOW PROFILE	GRID ARRAY, LOW PROFILE
Parallel/Serial	PARALLEL	PARALLEL	PARALLEL	-	PARALLEL	PARALLEL	PARALLEL	-	PARALLEL	PARALLEL
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	-	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	-	NOT SPECIFIED	NOT SPECIFIED
power supply	1.5/1.8,2.5 V	1.5/1.8,2.5 V	1.5/1.8,2.5 V	-	1.5/1.8,2.5 V	1.5/1.8,2.5 V	1.5/1.8,2.5 V	-	1.5/1.8,2.5 V	1.5/1.8,2.5 V
Certification status	Not Qualified	Not Qualified	Not Qualified	-	Not Qualified	Not Qualified	Not Qualified	-	Not Qualified	Not Qualified
Maximum seat height	1.4 mm	1.4 mm	1.4 mm	-	1.4 mm	1.4 mm	1.4 mm	-	1.4 mm	1.4 mm
Minimum standby current	2.4 V	2.4 V	2.4 V	-	2.4 V	2.4 V	2.4 V	-	2.4 V	2.4 V
Maximum supply voltage (Vsup)	2.6 V	2.6 V	2.6 V	-	2.6 V	2.6 V	2.6 V	-	2.6 V	2.6 V
Minimum supply voltage (Vsup)	2.4 V	2.4 V	2.4 V	-	2.4 V	2.4 V	2.4 V	-	2.4 V	2.4 V
Nominal supply voltage (Vsup)	2.5 V	2.5 V	2.5 V	-	2.5 V	2.5 V	2.5 V	-	2.5 V	2.5 V
surface mount	YES	YES	YES	-	YES	YES	YES	-	YES	YES
technology	CMOS	CMOS	CMOS	-	CMOS	CMOS	CMOS	-	CMOS	CMOS
Temperature level	COMMERCIAL	COMMERCIAL	COMMERCIAL	-	COMMERCIAL	COMMERCIAL	COMMERCIAL	-	COMMERCIAL	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	-	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	-	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)
Terminal form	BALL	BALL	BALL	-	BALL	BALL	BALL	-	BALL	BALL
Terminal pitch	1 mm	1 mm	1 mm	-	1 mm	1 mm	1 mm	-	1 mm	1 mm
Terminal location	BOTTOM	BOTTOM	BOTTOM	-	BOTTOM	BOTTOM	BOTTOM	-	BOTTOM	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	-	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	-	NOT SPECIFIED	NOT SPECIFIED
width	15 mm	15 mm	15 mm	-	15 mm	15 mm	15 mm	-	15 mm	15 mm

Recommended Resources

Asynchronous generator capacitor overvoltage protection circuit

M7130 horizontal axis rectangular table surface grinder control circuit

Amplifier circuit with variable amplification factor

Variable Zener Diode Circuit

Six-way answering machine circuit-b

Voltage stabilizing circuit with high operating voltage

【EAGLE】Miscellaneous·····: [i=s]This post was last edited by huayuliang on 2014-11-2 19:17[/i] Well, I don’t know what to write in the title. The original intention was to write some experience, skills and the like within a the...; huayuliang PCB Design

Funny pictures humor: eeworldpostqq...; 7mofnahq Analog electronics

【EETALK】A brilliant idea: Going back in time with VR: I chatted with my cousin @大cousin for a while this afternoon, and suddenly my mind was blown (I just forgot to ask him to help me see if there are any official refurbished XPS13-9350s left. I am still...; 辛昕 Talking

Inductor and Transformer Design in Power Supplies: Recently, because I want to make an output filter for an inverter, I really started to learn about the design of inductors and transformers. After browsing a lot of miscellaneous information about ind...; 无奇不有 Power technology

Why does the LED keep flashing?: Hello everyone, I am a novice. Here is the program I wrote using STC89C52. Why can it flash like this? #include sbit D1=P1^0; long i; void main() { D1=0; for(i=0;i0xffff;i++) D1=1; for(i=0;i0xffff;i++...; 99aq 51mcu

I want to buy an oscilloscope, please recommend: I want to buy an oscilloscope, please recommend one under 3000rmb, thanks! :sexy:...; 麻袋 Integrated technical exchanges

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components