NB2304AC1HD datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> NB2304AC1HD

NB2304AC1HD: DescriptionIC buffer clock quad 3.3V 8-soic; Categorylogic logic; File Size123KB，10 Pages; ManufacturerON Semiconductor; Websitehttp://www.onsemi.cn

Download Datasheet Parametric Compare View All

NB2304AC1HD Overview

IC buffer clock quad 3.3V 8-soic

NB2304AC1HD Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Parts packaging code	SOIC
package instruction	SOP,
Contacts	8
Reach Compliance Code	not_compliant
series	2304
Input adjustment	STANDARD
JESD-30 code	R-PDSO-G8
JESD-609 code	e0
length	4.9 mm
Logic integrated circuit type	PLL BASED CLOCK DRIVER
Number of functions	1
Number of inverted outputs
Number of terminals	8
Actual output times	4
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Peak Reflow Temperature (Celsius)	240
Certification status	Not Qualified
Same Edge Skew-Max（tskwd）	0.2 ns
Maximum seat height	1.75 mm
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	3 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn80Pb20)
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	30
width	3.9 mm
minfmax	133 MHz
Base Number Matches	1

Preview

Download Datasheet

View All

NB2304A

3.3 V Zero Delay

Clock Buffer

The NB2304A is a versatile, 3.3 V zero delay buffer designed to

distribute high−speed clocks in PC, workstation, datacom, telecom

and other high−performance applications. It is available in an 8 pin

package. The part has an on−chip PLL which locks to an input clock

presented on the REF pin. The PLL feedback is required to be driven

to FBK pin, and can be obtained from one of the outputs. The

input−to−output propagation delay is guaranteed to be less than

250 ps, and the output−to−output skew is guaranteed to be less than

200 ps.

The NB2304A has two Banks of two outputs each. Multiple

NB2304A devices can accept the same input clock and distribute it. In

this case, the skew between the outputs of the two devices is

guaranteed to be less than 500 ps.

The NB2304A is available in two different configurations (Refer to

NB2304A Configurations Table). The NB2304Ax1* is the base part,

where the output frequencies equal the reference if there is no counter

in the feedback path. The NB2304Ax1H is the high−drive version of

the

−1

and the rise and fall times on this device are much faster.

The NB2304Ax2 allows the user to obtain REF, 1/2 X and 2X

frequencies on each output Bank. The exact configuration and output

frequencies depend on which output drives the feedback pin.

Features

http://onsemi.com

MARKING

DIAGRAM*

SOIC−8

D SUFFIX

CASE 751

XXXX

ALYW

XXXX

= Device Code

= Assembly Location

= Wafer Lot

= Year

= Work Week

= Pb−Free Package

*For additional marking information, refer to

Application Note AND8002/D.

•

Zero Input

−

Output Propagation Delay, Adjustable by Capacitive

•

Load on FBK Input

Multiple Configurations

−

Refer to NB2304A Configurations Table

Input Frequency Range: 15 MHz to 133 MHz

Multiple Low−Skew Outputs

Output−Output Skew < 200 ps

Device−Device Skew < 500 ps

Two Banks of Four Outputs

Less than 200 ps Cycle−to−Cycle Jitter (−1,

−1H, −5H)

Available in Space Saving, 8 pin 150 mil SOIC Package

3.3 V Operation

Advanced 0.35

CMOS Technology

Industrial Temperature Available

These are Pb−Free Devices

ORDERING INFORMATION

See detailed ordering and shipping information in the package

dimensions section on page 9 of this data sheet.

*x = C for Commercial; I for Industrial.

Semiconductor Components Industries, LLC, 2006

November, 2006

−

Rev. 5

Publication Order Number:

NB2304A/D

NB2304AC1HD Related Products

	NB2304AC1HD	NB2304AC2D
Description	IC buffer clock quad 3.3V 8-soic	IC buffer clock quad 3.3V 8-soic
Is it Rohs certified?	incompatible	incompatible
Parts packaging code	SOIC	SOIC
package instruction	SOP,	SOP,
Contacts	8	8
Reach Compliance Code	not_compliant	not_compliant
series	2304	2304
Input adjustment	STANDARD	STANDARD
JESD-30 code	R-PDSO-G8	R-PDSO-G8
JESD-609 code	e0	e0
length	4.9 mm	4.9 mm
Logic integrated circuit type	PLL BASED CLOCK DRIVER	PLL BASED CLOCK DRIVER
Number of functions	1	1
Number of terminals	8	8
Actual output times	4	4
Maximum operating temperature	70 °C	70 °C
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	SOP	SOP
Package shape	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE	SMALL OUTLINE
Peak Reflow Temperature (Celsius)	240	240
Certification status	Not Qualified	Not Qualified
Same Edge Skew-Max（tskwd）	0.2 ns	0.4 ns
Maximum seat height	1.75 mm	1.75 mm
Maximum supply voltage (Vsup)	3.6 V	3.6 V
Minimum supply voltage (Vsup)	3 V	3 V
Nominal supply voltage (Vsup)	3.3 V	3.3 V
surface mount	YES	YES
technology	CMOS	CMOS
Temperature level	COMMERCIAL	COMMERCIAL
Terminal surface	Tin/Lead (Sn80Pb20)	Tin/Lead (Sn/Pb)
Terminal form	GULL WING	GULL WING
Terminal pitch	1.27 mm	1.27 mm
Terminal location	DUAL	DUAL
Maximum time at peak reflow temperature	30	30
width	3.9 mm	3.9 mm
minfmax	133 MHz	133.3 MHz
Base Number Matches	1	1

Recommended Resources

PLC light source robot hand bubble control circuit

Wiring c when the leakage protector supplies power to single-phase loads in the TN system

DC relay delay pull-in circuit

Lithium battery fast charger circuit diagram

HFC5219A "Please take your belongings and close the door" language integrated circuit

Grain moisture detector

How to select the conversion method in J1939 fault code DTC?: There is a CM in the J1939 fault code that indicates the conversion method of SPN. When this bit is 0, SPN is converted according to Version 4. When this bit is 1, SPN is converted according to Versio...; syn222 Automotive Electronics

The working principle and specific application of relays: Relay components now generally have 5 pinsAs shown in the figure,Figure 1 is the general connection method of the relay on the schematic diagram.Figure 2 is the basic internal structure of the relay.N...; Jacktang Microcontroller MCU

CE6.0 compilation problem: I included the header file in the WINCE600\PUBLIC\COMMON\OAK\INC file in the main function of the \SRC\BOOTLOADER\COMMON file in the BSP package, and the compilation failed. The strange thing is that ...; bluegrid Embedded System

The problem of not being able to access the USB disk under vxworks: I need to access a USB drive under vxworks5.5.1. After adding the relevant components of the USB component, the USB drive "/bd0" can be recognized, but it cannot be accessed. For example, when executi...; LPcfANS Real-time operating system RTOS

51 baud rate calculation tool: 51 baud rate calculation tool...; xhe332523 51mcu

[Comparison of solutions] + Design of DSP core power supply: Here is a PDF file first:[align=left] [/align][align=left] [/align][align=center][b]DSP[/b][b]Core Power Supply Design[/b][/align][align=left] [/align][align=left]Using TI's DSP series chips, like C55...; dontium Analogue and Mixed Signal

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components