PPC8568EVTAQGG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > semiconductor> The embedded processor and controller> PPC8568EVTAQGG

Preview

PPC8568EVTAQGG: Descriptionmcu pwrquicc iii 1023-fcpbga; Categorysemiconductor The embedded processor and controller; File Size1MB，139 Pages; ManufacturerFREESCALE (NXP); Environmental Compliance

Download Datasheet Compare View All

PPC8568EVTAQGG Overview

mcu pwrquicc iii 1023-fcpbga

Preview

Download Datasheet

View All

Freescale Semiconductor

Technical Data

Document Number: MPC8568EEC

Rev. 1, 10/2010

MPC8568E/MPC8567E

PowerQUICC III

Integrated Processor

Hardware Specifications

Due to feature similarities, this document covers both the

MPC8568E and MPC8567E features. For simplicity,

MPC8568 may only be mentioned throughout the document.

The MPC8567E feature differences are as follows:

• The MPC8567E PCI-Express supports x1/x2/x4, but

does not have x8 support.

• Does not have eTSEC1, eTSEC2, or TLU

Note that both the MPC8568E and MPC8567E have their

own pin assignment tables.

10.

11.

12.

13.

14.

15.

16.

17.

18.

19.

20.

21.

22.

23.

24.

25.

26.

27.

Contents

MPC8568E Overview . . . . . . . . . . . . . . . . . . . . . . . . . 2

Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . 10

Power Characteristics . . . . . . . . . . . . . . . . . . . . . . . . 14

Input Clocks . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

RESET Initialization . . . . . . . . . . . . . . . . . . . . . . . . . 18

DDR and DDR2 SDRAM . . . . . . . . . . . . . . . . . . . . . 18

DUART . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25

Ethernet Interface and MII Management . . . . . . . . . . 26

Local Bus . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44

JTAG . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54

C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56

PCI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59

High-Speed Serial Interfaces (HSSI) . . . . . . . . . . . . . 61

PCI Express . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70

Serial RapidIO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78

Timers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 89

PIC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 90

SPI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91

TDM/SI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 92

UTOPIA/POS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 94

HDLC, BISYNC, Transparent and

Synchronous UART . . . . . . . . . . . . . . . . . . . . . . . . . . 96

Package and Pinout . . . . . . . . . . . . . . . . . . . . . . . . . . 99

Clocking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 121

Thermal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 125

System Design Information . . . . . . . . . . . . . . . . . . . 130

Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . 136

Document Revision History . . . . . . . . . . . . . . . . . . 138

MPC8568E Overview

— Byte-accessible ECC uses read-modify-write transaction accesses for smaller-than-cache-line

accesses.

1.2.2

e500 Coherency Module (ECM) and Address Map

The e500 coherency module (ECM) provides a mechanism for I/O-initiated transactions to snoop the bus

between the e500 core and the integrated L2 cache in order to maintain coherency across local cacheable

memory. It also provides a flexible switch-type structure for core- and I/O-initiated transactions to be

routed or dispatched to target modules on the device.

The MPC8568E supports a flexible 36-bit physical address map. Conceptually, the address map consists of

local space and external address space. The local address map is supported by eight local access windows

that define mapping within the local 36-bit (64-Gbyte) address space.

The MPC8568E can be made part of a larger system address space through the mapping of translation

windows. This functionality is included in the address translation and mapping units (ATMUs). Both

inbound and outbound translation windows are provided. The ATMUs allows the MPC8568E to be part of

larger address maps such as the PCI or PCI Express 64-bit address environment and the RapidIO

environment.

1.2.3

•

QUICC Engine

Integrated 8-port L2 Ethernet switch

— 8 connection ports of 10/100 Mbps MII/RMII & one CPU internal port

— Each port supports four priority levels

— Priority levels used with VLAN tags or IP TOS field to implement QoS

— QoS types of traffic, such as voice, video, and data

Includes support for the following protocols:

— ATM SAR up to 622 Mbps (OC-12) full duplex, with ATM traffic shaping (ATF TM4.1) for

up to 64K ATM connections

— ATM AAL1 structured and unstructured Circuit Emulation Service (CES 2.0)

— IMA and ATM Transmission convergence sub-layer

— ATM OAM handling features compatible with ITU-T I.610

— PPP, Multi-Link (ML-PPP), Multi-Class (MC-PPP) and PPP mux in accordance with the

following RFCs: 1661, 1662, 1990, 2686 and 3153

— IP termination support for IPv4 and IPv6 packets including TOS, TTL and header checksum

processing

— ATM (AAL2/AAL5) to Ethernet (IP) interworking

— Extensive support for ATM statistics and Ethernet RMON/MIB statistics.

— 256 channels of HDLC/Transparent or 128 channels of SS#7

Includes support for the following serial interfaces:

— Two UL2/POS-PHY interfaces with 124 Multi-PHY addresses on UTOPIA interface each or

31 Multi-PHY addresses on the POS interface each.

MPC8568E/MPC8567E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 1

•

Freescale Semiconductor

MPC8568E Overview

— Three 1-Gbps Ethernet interfaces using three GMII, two RGMII/TBI/RTBI

— Up to eight 10/100-Mbps Ethernet interfaces using MII or RMII

— Up to eight T1/E1/J1/E3 or DS-3 serial interfaces

1.2.4

Integrated Security Engine (SEC)

The SEC is a modular and scalable security core optimized to process all the algorithms associated with

IPSec, IKE, WTLS/WAP, SSL/TLS, and 3GPP. Although it is not a protocol processor, the SEC is

designed to perform multi-algorithmic operations (for example, 3DES-HMAC-SHA-1) in a single pass of

the data. The version of the SEC used in the MPC8568E is specifically capable of performing single-pass

security cryptographic processing for SSL 3.0, SSL 3.1/TLS 1.0, IPSec, SRTP, and 802.11i.

• Optimized to process all the algorithms associated with IPSec, IKE, WTLS/WAP, SSL/TLS, and

3GPP

• Compatible with code written for the Freescale MPC8541E and MPC8555E devices

• XOR engine for parity checking in RAID storage applications.

• Four crypto-channels, each supporting multi-command descriptor chains

• Cryptographic execution units:

— PKEU—public key execution unit

— DEU—Data Encryption Standard execution unit

— AESU—Advanced Encryption Standard unit

— AFEU—ARC four execution unit

— MDEU—message digest execution unit

— KEU—Kasumi execution unit

— RNG—Random number generator

1.2.5

Enhanced Three-Speed Ethernet Controllers

The MPC8568E has two on-chip enhanced three-speed Ethernet controllers (eTSECs). The eTSECs

incorporate a media access control (MAC) sublayer that supports 10- and 100-Mbps and 1-Gbps

Ethernet/802.3 networks with MII, RMII, GMII, RGMII, TBI, and RTBI physical interfaces. The eTSECs

include 2-Kbyte receive and 10-Kbyte transmit FIFOs and DMA functions.

The MPC8568E eTSECs support programmable CRC generation and checking, RMON statistics, and

jumbo frames of up to 9.6 Kbytes. Frame headers and buffer descriptors can be forced into the L2 cache

to speed classification or other frame processing. They are IEEE Std 802.3™, IEEE 802.3u, IEEE 802.3x,

IEEE 802.3z, IEEE 802.3ac, IEEE 802.3ab-compatible.

The buffer descriptors are based on the MPC8260 and MPC860T 10/100 Ethernet programming models.

Each eTSEC can emulate a PowerQUICC III TSEC, allowing existing driver software to be re-used with

minimal change.

Some of the key features of these controllers include:

• Flexible configuration for multiple PHY interface configurations.

Table 1

lists available

configurations.

MPC8568E/MPC8567E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 1

Freescale Semiconductor

PPC8568EVTAQGG Related Products

	PPC8568EVTAQGG	PPC8567EVTAUJJ	PPC8568EPXAUJJ	PPC8568EVTAUJJ
Description	mcu pwrquicc iii 1023-fcpbga	mcu pwrquicc iii 1023-fcpbga	mcu pwrquicc iii 1023-fcpbga	mcu pwrquicc iii 1023-fcpbga

Recommended Resources

Hisense KFR-25GW-06BP inverter air conditioner indoor fan motor drive circuit

Rotor, stator and drive circuit of brushless motora

Manual temperature control circuit 4

AND logic circuit

monostable circuit

hair dryer circuit

Microsoft: All Windows RT tablets will come with free Office software: [i=s]This post was last edited by jameswangsynnex on 2015-3-3 20:00[/i]...; wstt Mobile and portable

Can't hang up the call using linedrop under TAPI? The function returns correct ~100 points, waiting for experts~~~: I'm using TAPI to make a modem caller ID program, and now I'm running into a problem: I can't hang up an incoming call using linedrop, but I can hang up a call I made. LONG CTapiLine::HangupCall( void...; tddwp Embedded System

Problems with spidev application built into Linux: Hello everyone, is there anyone who knows more about spidev built into linux? Linux has a built-in spidev driver that can be used directly. In the kernel source code, there is an application test file...; wn1986825 Linux and Android

Newbie, urgent help, what do the last two sentences of PIC double-byte division mean?: [b] This program implements double-byte unsigned number division. ; Input parameters: dividend is in SOUH:SOU, divisor is in RLTH:RLT. ; Output parameters: quotient is in SOUH:SOU, remainder is in RLT...; rsszd Microchip MCU

How to achieve millisecond/microsecond delay/timing in arm9+linux thread?: Can anyone enlighten me?...; zzy360 Linux and Android

LM3 Getting Started: It's been a long time since I got the board, and the beginning is finally over. Now I've started learning lm3s811. At the beginning, I learned how to use the software and the basic hardware resources....; Widic Microcontroller MCU

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components