EEWORLDEEWORLDEEWORLD

Part Number

Search

8N4SV76KC-0076CDI8

Description
IC osc vcxo 200mhz 6-clcc
Categorysemiconductor    Analog mixed-signal IC   
File Size348KB,20 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Environmental Compliance  
Download Datasheet View All

8N4SV76KC-0076CDI8 Online Shopping

Suppliers Part Number Price MOQ In stock  
8N4SV76KC-0076CDI8 - - View Buy Now

8N4SV76KC-0076CDI8 Overview

IC osc vcxo 200mhz 6-clcc

LVDS Frequency-Programmable VCXO
IDT8N4SV76
DATASHEET
Factory Datasheet. Contains Confidential Information. Do not send to customers.
General Description
The IDT8N4SV76 is an LVDS Frequency-Programmable VCXO with
very flexible frequency and pull-range programming capabilities. The
device uses IDT’s fourth generation FemtoClock® NG technology for
an optimum of high clock frequency and low phase noise
performance. The device accepts 2.5V or 3.3V supply and is
packaged in a small, lead-free (RoHS 6) 6-lead ceramic 5mm x 7mm
x 1.55mm package.
The device can be factory-programmed to any frequency in the
range of 15.476MHz to 866.67MHz and from 975MHz to 1,300MHz
to the very high degree of frequency precision of 218Hz or better.
The extended temperature range supports wireless infrastructure,
telecommunication and networking end equipment requirements.
Features
Fourth generation FemtoClock® NG technology
Programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Frequency programming resolution is 218Hz and better
Factory-programmable VCXO pull range and control voltage
polarity
Absolute pull-range (APR) programmable from ±4.5 to
±754.5ppm
One 2.5V or 3.3V LVDS clock output
Output enable control input, LVCMOS/LVTTL compatible
RMS phase jitter @ 156.25MHz (12kHz - 20MHz): 0.53ps (typical)
2.5V or 3.3V supply voltage
-40°C to 85°C ambient operating temperature
Lead-free (RoHS 6) 6-lead ceramic 5mm x 7mm x 1.55mm
package
Block Diagram
Pin Assignment
OSC
114.285 MHz
2
÷P
PFD
&
LPF
FemtoClock® NG
VCO
1950-2600MHz
÷N
Q
nQ
VC 1
nOE 2
GND 3
6 V
DD
5 nQ
4 Q
÷MINT,
MFRAC
7
IDT8N4SV76
6-lead ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
VC
A/D
25
Configuration Register (ROM)
(Frequency, Pull-range, Polarity)
7
nOE
Pulldown
Factory Datasheet. Contains Confidential Information. Do not send to customers.
IDT8N4SV76CCD REVISION B NOVEMBER 20, 2013
1
©2013 Integrated Device Technology, Inc.
Hardware flow control of serial communication between MSP430 and GPRS module
The GPRS module selected is Siemens' MC52I. In order to reduce power consumption, the module's sleep mode is used (AT+CFUN=set the specific sleep mode). The sleep mode must first enable RTS/CTS flow c...
fish001 Microcontroller MCU
About differential signal problem ~ urgent~~
As shown in the figure, when there is only DC bias, the input power supply is equivalent to a short circuit. The circuit where the input power supply is located is not grounded, so why is there still ...
心之涅槃 Analog electronics
The connector is the connection locator. In 51 MCU development, it is BL51, and in VC development, it is linker. How is this thing made?
The connector is the connection locator. In 51 MCU development, it is BL51, and in VC development, it is linker. How is this thing made?...
haobin Embedded System
How to export WINCE5.0 SDK?
I plan to develop an application to be used on the 8515 car computer with WINCE5.0. I want to use EVC4.0 to develop this application. I checked online and found that I need to export an SDK and instal...
nywl Embedded System
Looking for a solution to improve the micro-current amplifier circuit
Figure 1 shows the current photomultiplier tube amplifier circuit using a TQ2-L-5V magnetic latching relay to switch the gain. This relay is large and not conducive to integration. Is there any analog...
巫毒猫 TI Technology Forum
FPGA Design of Convolutional Code Encoding and Decoding in Digital Communication
Introduction to main content (requirements): Understand the encoding and decoding principles of convolutional codes, use VHDL/Verilong to perform convolutional code (2, 1, 4) FPGA design, etc.EndFragm...
120293855 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1706  961  951  586  2034  35  20  12  41  29 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号