IDT71T75602S200PFI8 datasheet, PDF

Datasheet> All Categories > storage> IDT71T75602S200PFI8

Preview

IDT71T75602S200PFI8: DescriptionIC sram 18mbit 200mhz 100tqfp; Categorystorage; File Size401KB，23 Pages; ManufacturerIDT (Integrated Device Technology, Inc.); Websitehttp://www.idt.com/

Download Datasheet View All

IDT71T75602S200PFI8 Overview

IC sram 18mbit 200mhz 100tqfp

Preview

Download Datasheet

View All

512K x 36, 1M x 18

2.5V Synchronous ZBT™ SRAMs

2.5V I/O, Burst Counter

Pipelined Outputs

• 512K x 36, 1M x 18 memory configurations

• Supports high performance system speed - 200 MHz

(3.2 ns Clock-to-Data Access)

• ZBT

Feature - No dead cycles between write and read

cycles

• Internally synchronized output buffer enable eliminates the

need to control

• Single R/W (READ/WRITE) control pin

• Positive clock-edge triggered address, data, and control

signal registers for fully pipelined applications

• 4-word burst capability (interleaved or linear)

• Individual byte write (BW

) control (May tie active)

• Three chip enables for simple depth expansion

• 2.5V power supply (±5%)

• 2.5V I/O Supply (V

DDQ

)

• Power down controlled by ZZ input

• Boundary Scan JTAG Interface (IEEE 1149.1 Compliant)

• Packaged in a JEDEC standard 100-pin plastic thin quad

flatpack (TQFP), 119 ball grid array (BGA)

IDT71T75602

IDT71T75802

Features

The IDT71T75602/802 are 2.5V high-speed 18,874,368-bit

(18 Megabit) synchronous SRAMs. They are designed to eliminate dead

bus cycles when turning the bus around between reads and writes, or

writes and reads. Thus, they have been given the name ZBT

, or Zero

Bus Turnaround.

Address and control signals are applied to the SRAM during one

clock cycle, and two cycles later the associated data cycle occurs, be it

read or write.

The IDT71T75602/802 contain data I/O, address and control signal

registers. Output enable is the only asynchronous signal and can be used

to disable the outputs at any given time.

A Clock Enable

CEN

pin allows operation of the IDT71T75602/802

to be suspended as long as necessary. All synchronous inputs are ignored

when (CEN) is high and the internal device registers will hold their previous

values.

There are three chip enable pins (CE

, CE

) that allow the

user to deselect the device when desired. If any one of these three is not

asserted when ADV/LD is low, no new memory operation can be initiated.

However, any pending data transfers (reads or writes) will be completed.

Description

Pin Description Summary

-A

, CE

R/W

CEN

CLK

ADV/LD

LBO

TMS

TDI

TCK

TDO

TRST

I/O

-I/O

, I/O

-I/O

, V

DDQ

Address Inputs

Chip Enables

Output Enable

Read/Write Signal

Clock Enable

Individual Byte Write Selects

Clock

Advance burst address / Load new address

Linear / Interleaved Burst Order

Test Mode Select

Test Data Input

Test Clock

Test Data Input

JTAG Reset (Optional)

Sleep Mode

Data Input / Output

Core Power, I/O Power

Ground

Input

Output

Input

I/O

Supply

Synchronous

Asynchronous

Synchronous

N/A

Synchronous

Static

N/A

Asynchronous

Synchronous

Static

APRIL 2012

DSC-5313/10

5313 tbl 01

Recommended Resources

Electrical schematic diagram of B2016A gantry planer - control circuit (1)

Circuit diagram for outputting angle signal

Precision constant current source circuit diagram

Noise and noise filter circuit diagram

Voltage controlled gain amplifier circuit

Low power FM transmitter: Require: Make a low-power FM transmitter design with transmission power P=100mW, load resistance (antenna) R= 51Ω, operating frequency f=5Mhz, maximum frequency deviation △ f=10kHz , and total efficie...; qzu12408 Embedded System

100 points for help: About the serial port driver process under CE: Dear experts, what is the process of layered serial port driver under CE? ? ? I read the information that it seems that the PDD layer has only one function [color=#FF0000]GetSerialObject[/color] which...; ywlgjy Embedded System

Why can't Embedded Visual C++3.0 be compiled and run under XP?: I just installed Embedded Visual C++ 3.0 on my XP system. After I selected the dialog-based MFC application framework, I wanted to compile and run to see the framework, but it failed to compile becaus...; hjyhjony Embedded System

Explanation of state machine switching of terminal devices in TI ZigBee protocol stack: [i=s]This post was last edited by Jacktang on 2019-10-10 21:35[/i]The state machine switching diagram of the terminal device during operation is as follows. This diagram comes from Figure 5 in the doc...; Jacktang Wireless Connectivity

Doomsday wasteland style Bumblebee: Some time ago, I bought a toy from Hasbro. Yes, it is the protagonist of today, Bumblebee. The manufacturer is really honest! It is indeed a toy... It is a toy no matter how you look at it... Oh... Th...; cardin6 Creative Market

The “hateful” operational amplifier capacitive load: They say that if you use an amplifier to drive a capacitive load (Figure 1, CLOAD), a good rule of thumb is to use a 50 or 100 ohm resistor (RISO) to isolate the amplifier from the capacitor. This add...; maylove Analogue and Mixed Signal

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components