76QF1470JE30H datasheet, PDF - EEWORLD Datasheet

76QF1470JE30H: DescriptionFilm Capacitor,; CategoryPassive components capacitor; File Size3MB，32 Pages; ManufacturerKEMET; Websitehttp://www.kemet.com; Environmental Compliance

Download Datasheet Parametric View All

76QF1470JE30H Overview

Film Capacitor,

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	1969954482
package instruction	,
Reach Compliance Code	compliant
ECCN code	EAR99
YTEOL	7.32
Other features	ESR IS MEASURED AT 100KHZ, RIPPLE CURRENT IS MEASURED AT 100KHZ AND 85CEL
capacitance	0.0047 µF
Capacitor type	FILM CAPACITOR
dielectric materials	POLYPROPYLENE
ESR	135 mΩ
high	11 mm
JESD-609 code	e3
length	13 mm
Installation features	THROUGH HOLE MOUNT
negative tolerance	2.5%
Number of terminals	2
Maximum operating temperature	110 °C
Minimum operating temperature	-55 °C
Package form	Radial
method of packing	Bulk
positive tolerance	2.5%
Rated (AC) voltage (URac)	600 V
Rated (DC) voltage (URdc)	1000 V
Guideline	AEC-Q200
ripple current	1500 mA
surface mount	NO
Temperature Coefficient	-200+/-100ppm/Cel ppm/°C
Terminal surface	Tin (Sn)
Terminal pitch	10 mm
Terminal shape	WIRE
width	5 mm

Urgently looking for experts: I am a novice using DE2 board. I don't know how to configure the pins when designing NIOS2 core. After adding FLASH, how to define the pins of the system edited in the schematic editing environment? I...; Andy22 Embedded System

Antenna gain calculation method: [size=4] Gain refers to the ratio of the power density of the signal generated by the actual antenna and the ideal radiating unit at the same point in space under the condition of equal input power. I...; Jacktang RF/Wirelessly

Calling HCI_SetCallback in bthcsr.dll in Bluetooth driver: I would like to ask experts, how is HCI_SetCallback called in bthcsr.dll? I have no idea, please help and advise....; guqiaoling Embedded System

Ask a question about verilog shift register: module test(CLK,STB,DATA,DOUT);input CLK,STB,DATA;output[7:0] DOUT ; reg[7:0] DOUT;reg[7:0] shifter;reg[7:0] bufferreg ;reg datacoming;reg[2:0] count;//initializeinitialbegincount = 0;datacoming = 0;b...; lilianglaoding FPGA/CPLD

Need help with detailed pinout information for lm733cn: I didn't find the pinout details of lm733cn on Baidu. Thanks to all the experts....; DZXX123 stm32/stm8

Using CPLD to connect DSP and PLX9054: [b]Abstract: [/b]This paper introduces the system design method of using CPLD to realize high-speed data transmission between DSP chip TMS320C6711b and PCI bridge chip PLX9054, and gives the correspon...; maker FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components