EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

SN74S112ANSRG4

Description
Flip Flops Dual J K Neg Edge Trigerd FlipFlop
Categorylogic    logic   
File Size1MB,20 Pages
ManufacturerTexas Instruments
Websitehttp://www.ti.com.cn/
Environmental Compliance
Stay tuned Parametric Compare

SN74S112ANSRG4 Online Shopping

Suppliers Part Number Price MOQ In stock  
SN74S112ANSRG4 - - View Buy Now

SN74S112ANSRG4 Overview

Flip Flops Dual J K Neg Edge Trigerd FlipFlop

SN74S112ANSRG4 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerTexas Instruments
Parts packaging codeSOIC
package instructionSOP, SOP16,.3
Contacts16
Reach Compliance Codeunknown
seriesS
JESD-30 codeR-PDSO-G16
length10.2 mm
Logic integrated circuit typeJ-K FLIP-FLOP
Maximum Frequency@Nom-Sup80000000 Hz
MaximumI(ol)0.02 A
Number of digits2
Number of functions2
Number of terminals16
Maximum operating temperature70 °C
Minimum operating temperature
Output polarityCOMPLEMENTARY
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Encapsulate equivalent codeSOP16,.3
Package shapeRECTANGULAR
Package formSMALL OUTLINE
method of packingTAPE AND REEL
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply5 V
Maximum supply current (ICC)25 mA
propagation delay (tpd)7 ns
Certification statusNot Qualified
Maximum seat height2 mm
Maximum supply voltage (Vsup)5.25 V
Minimum supply voltage (Vsup)4.75 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyTTL
Temperature levelCOMMERCIAL
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
Trigger typeNEGATIVE EDGE
width5.3 mm
minfmax125 MHz

SN74S112ANSRG4 Related Products

SN74S112ANSRG4 SN74S112ADRG4
Description Flip Flops Dual J K Neg Edge Trigerd FlipFlop Flip Flops Dual J K Neg Edge Trigerd FlipFlop
Is it Rohs certified? conform to conform to
Maker Texas Instruments Texas Instruments
Parts packaging code SOIC SOIC
package instruction SOP, SOP16,.3 SOP, SOP16,.25
Contacts 16 16
Reach Compliance Code unknown compliant
series S S
JESD-30 code R-PDSO-G16 R-PDSO-G16
length 10.2 mm 9.9 mm
Logic integrated circuit type J-K FLIP-FLOP J-K FLIP-FLOP
Maximum Frequency@Nom-Sup 80000000 Hz 80000000 Hz
MaximumI(ol) 0.02 A 0.02 A
Number of digits 2 2
Number of functions 2 2
Number of terminals 16 16
Maximum operating temperature 70 °C 70 °C
Output polarity COMPLEMENTARY COMPLEMENTARY
Package body material PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code SOP SOP
Encapsulate equivalent code SOP16,.3 SOP16,.25
Package shape RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE SMALL OUTLINE
method of packing TAPE AND REEL TAPE AND REEL
Peak Reflow Temperature (Celsius) NOT SPECIFIED NOT SPECIFIED
power supply 5 V 5 V
Maximum supply current (ICC) 25 mA 25 mA
propagation delay (tpd) 7 ns 7 ns
Certification status Not Qualified Not Qualified
Maximum seat height 2 mm 1.75 mm
Maximum supply voltage (Vsup) 5.25 V 5.25 V
Minimum supply voltage (Vsup) 4.75 V 4.75 V
Nominal supply voltage (Vsup) 5 V 5 V
surface mount YES YES
technology TTL TTL
Temperature level COMMERCIAL COMMERCIAL
Terminal form GULL WING GULL WING
Terminal pitch 1.27 mm 1.27 mm
Terminal location DUAL DUAL
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED
Trigger type NEGATIVE EDGE NEGATIVE EDGE
width 5.3 mm 3.9 mm
minfmax 125 MHz 125 MHz

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1724  254  654  96  1656  35  6  14  2  34 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号