IDT71V3558S133BQ8 datasheet, PDF

Datasheet> All Categories > storage> IDT71V3558S133BQ8

Preview

IDT71V3558S133BQ8: DescriptionIC sram 4.5mbit 133mhz 165cabga; Categorystorage; File Size642KB，28 Pages; ManufacturerIDT (Integrated Device Technology, Inc.); Websitehttp://www.idt.com/

Download Datasheet View All

IDT71V3558S133BQ8 Overview

IC sram 4.5mbit 133mhz 165cabga

Preview

Download Datasheet

View All

128K x 36, 256K x 18

3.3V Synchronous ZBT SRAMs

3.3V I/O, Burst Counter

Pipelined Outputs

◆

IDT71V3556S/XS

IDT71V3558S/XS

IDT71V3556SA/XSA

IDT71V3558SA/XSA

Features

128K x 36, 256K x 18 memory configurations

Supports high performance system speed - 200 MHz

(3.2 ns Clock-to-Data Access)

ZBT

Feature - No dead cycles between write and read

cycles

Internally synchronized output buffer enable eliminates the

need to control

Single R/W (READ/WRITE) control pin

Positive clock-edge triggered address, data, and control

signal registers for fully pipelined applications

4-word burst capability (interleaved or linear)

Individual byte write (BW

) control (May tie active)

Three chip enables for simple depth expansion

3.3V power supply (±5%), 3.3V I/O Supply (V

DDQ)

Optional- Boundary Scan JTAG Interface (IEEE 1149.1

compliant)

Packaged in a JEDEC standard 100-pin plastic thin quad

flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch

ball grid array (fBGA)

The IDT71V3556/58 are 3.3V high-speed 4,718,592-bit (4.5 Mega-

bit) synchronous SRAMS. They are designed to eliminate dead bus

cycles when turning the bus around between reads and writes, or

writes and reads. Thus, they have been given the name ZBT

, or

Zero Bus Turnaround.

Address and control signals are applied to the SRAM during one

clock cycle, and two cycles later the associated data cycle occurs, be it

read or write.

The IDT71V3556/58 contain data I/O, address and control signal

registers. Output enable is the only asynchronous signal and can be used

to disable the outputs at any given time.

A Clock Enable (CEN) pin allows operation of the IDT71V3556/58

to be suspended as long as necessary. All synchronous inputs are

ignored when (CEN) is high and the internal device registers will hold

their previous values.

There are three chip enable pins (CE

, CE

) that allow the user

to deselect the device when desired. If any one of these three are not

asserted when ADV/LD is low, no new memory operation can be

initiated. However, any pending data transfers (reads or writes) will be

completed. The data bus will tri-state two cycles after chip is deselected

or a write is initiated.

Description

Pin Description Summary

-A

, CE

R/W

CEN

CLK

ADV/LD

LBO

TMS

TDI

TCK

TDO

TRST

I/O

-I/O

, I/O

-I/O

, V

DDQ

Address Inputs

Chip Enables

Output Enable

Read/Write Signal

Clock Enable

Individual Byte Write Selects

Clock

Advance burst address / Load new address

Linear / Interleaved Burst Order

Test Mode Select

Test Data Input

Test Clock

Test Data Output

JTAG Reset (Optional)

Sleep Mode

Data Input / Output

Core Power, I/O Power

Ground

Input

Output

Input

I/O

Supply

Synchronous

Asynchronous

Synchronous

N/A

Synchronous

Static

Synchronous

N/A

Synchronous

Asynchronous

Synchronous

Static

5281 tbl 01

FEBRUARY

2009

DSC-5281/09

Recommended Resources

CD4511 digital tube driver wiring circuit diagram

Thyristor timing circuit controlled by double meter

Differential circuit

LED light wave communication transmitter

Delay pick-up relay with superimposed pulses

PFC lossless absorption main circuit

The Problem with Fully Differential Op Amp Output Voltage Rails: The picture is a screenshot of the specification of the fully differential op amp LMH6551. I have the following questions to ask the experts:1. What does Single Ended mean under Conditions in the Outp...; xiaxingxing Analog electronics

Sending a string causes an infinite loop: (: Two devices in a wireless Zigbee network are transmitting to each other. The transmitter has a long string to send. My method is: split it into strings of suitable lengths, send the first small string...; skyoflyn Embedded System

Take a break and have a laugh: 1. ConfessionA boy had a crush on a girl for a long time. One day during self-study class, the boy secretly passed a small note to the girl, which read "Actually, I have noticed you for a long time." ...; Gendan5 Suggestions & Announcements

What happens if two I2C slaves have the same address?: If two slaves have the same address, when the host sends data to this address, can both slaves receive it?...; 慢慢来 Microcontroller MCU

EEWORLD University - Master the basic knowledge and artistic design of high-voltage gate driver design: Master the basics and artistic design of high-voltage gate driver design : https://training.eeworld.com.cn/course/5278This in-depth discussion will cover how to drive these state-of-the-art power tran...; hi5 Talking

"【LaunchPad】+ Circuit diagram of the participating MSP430: 1000 TI MSP430 LaunchPads have been sent out, and some have already reached the hands of friends who participated in the group purchase. However, for you and me who have not yet come into contact with...; 开窍的木偶 Microcontroller MCU

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components