Internally synchronized registered outputs eliminate the
need to control
OE
Single R/W (READ/WRITE) control pin
Positive clock-edge triggered address, data, and control
signal registers for fully pipelined applications
4-word burst capability (interleaved or linear)
Individual byte write (BW
1
-
BW
4
) control (May tie active)
Three chip enables for simple depth expansion
Single 3.3V power supply (±5%)
Packaged in a JEDEC standard 100-pin TQFP package
clock cycle, and two cycles later its associated data cycle occurs, be it
read or write.
The IDT71V546 contains data I/O, address and control signal regis-
ters. Output enable is the only asynchronous signal and can be used to
disable the outputs at any given time.
A Clock Enable (CEN) pin allows operation of the IDT71V546 to be
suspended as long as necessary. All synchronous inputs are ignored
when
CEN
is high and the internal device registers will hold their previous
values.
There are three chip enable pins (CE
1
, CE
2
,
CE
2
) that allow the user
to deselect the device when desired. If any one of these three is not active
when ADV/LD is low, no new memory operation can be initiated and any
burst that was in progress is stopped. However, any pending data
transfers (reads or writes) will be completed. The data bus will tri-state two
cycles after the chip is deselected or a write initiated.
The IDT71V546 has an on-chip burst counter. In the burst mode, the
IDT71V546 can provide four cycles of data for a single address presented
to the SRAM. The order of the burst sequence is defined by the
LBO
input
pin. The
LBO
pin selects between linear and interleaved burst sequence.
The ADV/LD signal is used to load a new external address (ADV/LD =
LOW) or increment the internal burst counter (ADV/LD = HIGH).
The IDT71V546 SRAM utilizes IDT's high-performance, high-volume
3.3V CMOS process, and is packaged in a JEDEC standard 14mm x
20mm 100- pin thin plastic quad flatpack (TQFP) for high board density.
◆
◆
◆
◆
◆
◆
◆
◆
◆
◆
◆
Description
The IDT71V546 is a 3.3V high-speed 4,718,592-bit (4.5 Megabit)
synchronous SRAM organized as 128K x 36 bits. It is designed to
eliminate dead bus cycles when turning the bus around between reads
and writes, or writes and reads. Thus it has been given the name ZBT
TM
,
or Zero Bus Turn-around.
Address and control signals are applied to the SRAM during one
Pin Description Summary
A
0
- A
16
CE
1
, CE
2
,
CE
2
OE
R/W
CEN
BW
1
,
BW
2
,
BW
3
,
BW
4
CLK
ADV/LD
LBO
I/O
0
- I/O
31
, I/O
P1
- I/O
P4
V
DD
V
SS
Address Inputs
Three Chip Enables
Output Enable
Read/Write Signal
Clock Enable
Individual Byte Write Selects
Clock
Advance Burst Address / Load New Address
Linear / Interleaved Burst Order
Data Input/Output
3.3V Power
Ground
Input
Input
Input
Input
Input
Input
Input
Input
Input
I/O
Supply
Supply
Synchronous
Synchronous
Asynchronous
Synchronous
Synchronous
Synchronous
N/A
Synchronous
Static
Synchronous
Static
Static
3821 tbl 01
ZBT and Zero Bus Turnaround are trademarks of Integrated Device Technology, Inc. and the architecture is supported by Micron Technology and Motorola Inc.
Speaking of OVI STORE, I believe everyone is familiar with it. It is a tailor-made production line for software developers. Various foreign stores have created many rich people. In August last year, J...
[color=#435356][font=Simsun][size=12px][b]Product Overview[/b] The MDDI/MDAI series 16-channel isolated digital input module is a general-purpose digital data acquisition module with an embedded high-...
In WINCE4.2, I can use the network cable to let PB download the operating system image to the target board. However, when the operating system is started, I cannot download the EVC application to the ...
The latest C language tools allow you to quickly complete the design of algorithm-intensive applications even if you are not proficient in hardware development.
Hardware designers have b...[Details]
Medical and industrial applications often require isolation voltages of 2500Vac or higher for patient and equipment operator safety. The isolation barrier must not only transmit power to the sensin...[Details]
Basic principles of simulation
Simulation is a technology used in the field of embedded system development. It can bring system developers the controllability and visibility needed to integra...[Details]
TD-SCDMA terminal conformance test includes three types of tests: RF index test (reference standard: 3GPPTS34.122), protocol signaling test (reference standard: 3GPPTS34.123) and other tests (refer...[Details]
IPTV (Internet Protocol TV or Interactive Personal TV), also known as interactive network television, is a new technology that uses broadband network infrastructure, takes home televisions or comp...[Details]
Industrial control
often requires multi-channel fault detection and multi-channel command control (this multi-task setting is very common). A single CPU chip is difficult to directly complete ...[Details]
Multiple Input and Multiple Output (MIMO) technology is arguably the next most important development in wireless communication technology since the advent of digital communications. Many new wir...[Details]
1 Introduction to suction laminating machine
Suction laminating machine is a kind of woodworking machinery, which can realize the laminating function of wood boards and other materials. It i...[Details]
0Introduction
Microactuators, as driving components of microelectromechanical systems (MEMS), have been widely studied. In recent years, actuators made of hard magnetic and soft magnetic m...[Details]
CVC5.0 (CSR recently announced the fifth generation of clear voice capture technology) is the only solution on the market that provides advanced audio enhancement and noise suppression to both the ...[Details]
1 Introduction
Digital video is the use of video capture devices such as cameras to collect external image information and digitize the image information, and then record it to storage med...[Details]
As process nodes and die sizes continue to shrink, the number of consumer electronic products using flip-chip packaged IC devices is increasing. However, flip-chip packaging manufacturing rules hav...[Details]
0 Introduction
In the multimedia era, traditional Class A, Class B, and Class AB linear analog audio amplifiers can no longer meet the new development trends of green energy saving, high e...[Details]
In early 2009, many domestic and foreign media reported that the EU was going to ban the sale of plasma TVs. Paul Gray, head of the European Television Industry Research Association, denied this, b...[Details]
introduction
There are generally three hardware solutions for image processing systems that complete a specific task: using general-purpose computers , using ASIC (Application Specific Int...[Details]
Embedded System
京公网安备 11010802033920号
EEWORLD
