Internally synchronized output buffer enable eliminates the
need to control
OE
Single R/W (READ/WRITE) control pin
W
Positive clock-edge triggered address, data, and control
signal registers for fully pipelined applications
4-word burst capability (interleaved or linear)
Individual byte write (BW
1
-
BW
4
) control (May tie active)
Three chip enables for simple depth expansion
3.3V power supply (±5%)
2.5V I/O Supply (V
DDQ)
Packaged in a JEDEC standard 100-pin plastic thin quad
flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch
ball grid array (fBGA)
cycle, and two cycles later the associated data cycle occurs, be it read
or write.
The IDT71V2556/58 contain data I/O, address and control signal
registers. Output enable is the only asynchronous signal and can be used
to disable the outputs at any given time.
A Clock Enable (CEN) pin allows operation of the IDT71V2556/58 to
be suspended as long as necessary. All synchronous inputs are ignored
when (CEN) is high and the internal device registers will hold their previous
values.
There are three chip enable pins (CE
1
, CE
2
,
CE
2
) that allow the user
to deselect the device when desired. If any one of these three are not
asserted when ADV/LD is low, no new memory operation can be initiated.
However, any pending data transfers (reads or writes) will be completed.
The data bus will tri-state two cycles after chip is deselected or a write is
initiated.
The IDT71V2556/58 has an on-chip burst counter. In the burst mode,
the IDT71V2556/58 can provide four cycles of data for a single address
presented to the SRAM. The order of the burst sequence is defined by the
LBO
input pin. The
LBO
pin selects between linear and interleaved burst
sequence. The ADV/LD signal is used to load a new external address
(ADV/LD = LOW) or increment the internal burst counter (ADV/LD =
HIGH).
The IDT71V2556/58 SRAMs utilize IDT's latest high-performance
CMOS process and are packaged in a JEDEC standard 14mm x 20mm
100-pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array
(BGA) and a 165 fine pitch ball grid array (fBGA).
x
x
x
x
x
x
x
x
x
x
Description
The IDT71V2556/58 are 3.3V high-speed 4,718,592-bit (4.5 Mega-
bit) synchronous SRAMS. They are designed to eliminate dead bus cycles
when turning the bus around between reads and writes, or writes and
reads. Thus, they have been given the name ZBT
TM
, or Zero Bus
Turnaround.
Address and control signals are applied to the SRAM during one clock
Pin Description Summary
A
0
-A
17
CE
1
, CE
2
,
CE
2
OE
R/W
CEN
BW
1
,
BW
2
,
BW
3
,
BW
4
CLK
ADV/LD
LBO
I/O
0
-I/O
31
, I/O
P1
-I/O
P4
V
DD
, V
DDQ
V
SS
Address Inputs
Chip Enables
Output Enable
Read/Write Signal
Clock Enable
Individual Byte Write Selects
Clock
Advance burst address / Load new address
Linear / Interleaved Burst Order
Data Input / Output
Core Power, I/O Power
Ground
Input
Input
Input
Input
Input
Input
Input
Input
Input
I/O
Supply
Supply
Synchronous
Synchronous
Asynchronous
Synchronous
Synchronous
Synchronous
N/A
Synchronous
Static
Synchronous
Static
Static
4875 tbl 01
ZBT and ZeroBus Turnaround are trademarks of Integrated Device Technology, Inc. and the architecture is supported by Micron Technology and Motorola Inc.
3SPI work at the same time, it is best if they all support DMA, independent interrupts, and connect to AD. The fourth SPI is only used to connect to the memory. If there is no fourth one, the IO port ...
It is said that the biggest difference between the Von Hoffmann architecture and the Harvard architecture is that the Harvard architecture stores instructions and data in different memories and can be...
[size=3] [/size] [b][size=3]PADS PCB software is slow to import structure dimensions, and it is always calculating capture points. How can I synthesize the structure diagram into a whole? [/size][/b]...
When you are writing applications on WinCE and need some common data structures, such as linked lists, do you write the data structures yourself, use MFC template classes, or use STL? Everyone is welc...
Friends who work in the photovoltaic industry, do you still remember the hard work on June 30 last year? How many people worked late into the night for months in a row just to connect to the grid a...[Details]
Since the first draft of the 5G
NR standard was officially launched at
the end of 2017
, the
5G
commercialization process has taken a substantial step forward. From that moment on, mo...[Details]
Since the second half of 2017,
the market share of
quantum dot
displays has dropped significantly, with global sales falling from 3.42 million in 2016 to 2 million in 2017, a 42% decrease; d...[Details]
At the just concluded InfoComm 2018 exhibition, the two major brands, Zhongke Jiguang and China Hualu, both displayed three-color light source
laser TVs
. The outstanding color performance ...[Details]
The ARM11 (S3C6410) processor is selected as the hardware platform, the embedded Linux operating system is used as the software platform, the background difference method and the frame difference...[Details]
Since the 20th century, our data
storage
has evolved from media such as magnetic tapes, floppy disks and CDs to sophisticated semiconductor
storage
chips that can store data in coun...[Details]
The role of the watchdog: Since the operation of the microcontroller is often interfered by the external electromagnetic field, the program may run away and fall into an infinite loop. The normal ope...[Details]
According to MEMS Consulting, single-chip radar system-on-chip (SoC) is becoming one of the most popular new sensors . Its widespread adoption in automobiles has greatly increased sales, thereby pr...[Details]
The T3 timer (8-bit) of CC2530 requires understanding of T3CTL, T3CCTL0, T3CC0, T3CCTL1, and T3CC registers. Timer 3/4 is an 8-bit timer with timer/counter/PWM functions. Timer 2, also known as MAC t...[Details]
By manually inputting single pulses to the /INT0 of the 8051 microcontroller one by one, an interrupt is requested to the microcontroller. Each time the microcontroller interrupts, it outputs 55H, AA...[Details]
//******************************************************************************/ #include msp430.h //Note: There must be a delay between two transmissions, otherwise it cannot be sent again, seria...[Details]
stm32/stm8
京公网安备 11010802033920号
EEWORLD
