EEWORLDEEWORLDEEWORLD

Part Number

Search

72215LB10PF8

Description
IC fifo 512x18 sync 10ns 64-tqfp
Categorysemiconductor    logic   
File Size333KB,16 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet View All

72215LB10PF8 Online Shopping

Suppliers Part Number Price MOQ In stock  
72215LB10PF8 - - View Buy Now

72215LB10PF8 Overview

IC fifo 512x18 sync 10ns 64-tqfp

CMOS SyncFIFO
TM
256 x 18, 512 x 18, 1,024 x 18,
2,048 x 18, and 4,096 x 18
IDT72205LB, IDT72215LB,
IDT72225LB, IDT72235LB,
IDT72245LB
FEATURES:
256 x 18-bit organization array (IDT72205LB)
512 x 18-bit organization array (IDT72215LB)
1,024 x 18-bit organization array (IDT72225LB)
2,048 x 18-bit organization array (IDT72235LB)
4,096 x 18-bit organization array (IDT72245LB)
10 ns read/write cycle time
Empy and Full flags signal FIFO status
Easy expandable in depth and width
Asynchronous or coincident read and write clocks
Programmable Almost-Empty and Almost-Full flags with
default settings
Half-Full flag capability
Dual-Port zero fall-through time architecture
Output enable puts output data bus in high-impedence state
High-performance submicron CMOS technology
Available in a 64-lead thin quad flatpack (TQFP/STQFP)
and plastic leaded chip carrier (PLCC)
Industrial temperature range (–40°C to +85°C) is available
°
°
Green parts available, see ordering information
DESCRIPTION:
write controls. These FIFOs are applicable for a wide variety of data buffering
needs, such as optical disk controllers, Local Area Networks (LANs), and
interprocessor communication.
These FIFOs have 18-bit input and output ports. The input port is controlled
by a free-running clock (WCLK), and an input enable pin (WEN). Data is read
into the synchronous FIFO on every clock when
WEN
is asserted. The output
port is controlled by another clock pin (RCLK) and another enable pin (REN).
The read clock can be tied to the write clock for single clock operation or the
two clocks can run asynchronous of one another for dual-clock operation. An
Output Enable pin (OE) is provided on the read port for three-state control of
the output.
The synchronous FIFOs have two fixed flags, Empty (EF) and Full (FF),
and two programmable flags, Almost-Empty (PAE) and Almost-Full (PAF). The
offset loading of the programmable flags is controlled by a simple state machine,
and is initiated by asserting the Load pin (LD). A Half-Full flag (HF) is available
when the FIFO is used in a single device configuration.
These devices are depth expandable using a Daisy-Chain technique. The
XI
and
XO
pins are used to expand the FIFOs. In depth expansion configu-
ration, First Load (FL) is grounded on the first device and set to HIGH for all
other devices in the Daisy Chain.
The IDT72205LB/72215LB/72225LB/72235LB/72245LB is fabricated
using high-speed submicron CMOS technology.
The IDT72205LB/72215LB/72225LB/72235LB/72245LB are very high
speed, low-power First-In, First-Out (FIFO) memories with clocked read and
FUNCTIONAL BLOCK DIAGRAM
WCLK
D0-D17
INPUT REGISTER
OFFSET REGISTER
WRITE CONTROL
LOGIC
WRITE POINTER
RAM ARRAY
256 x 18, 512 x 18
1,024 x 18, 2,048 x 18
4,096 x 18
FLAG
LOGIC
/(
READ POINTER
READ CONTROL
LOGIC
)
(
)/
EXPANSION LOGIC
OUTPUT REGISTER
RESET LOGIC
Q0-Q17
RCLK
2766 drw 01
IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc. SyncFIFO is a trademark of Integrated Device Technology, Inc.
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
1
MARCH 2013
DSC-2766/3
©2013
Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.
May 30th Home IoT terminal schematics inspection, suggestions are welcome!
Netizens who participate in the DIY activity of home IoT terminals please note:After internal inspection, the schematic diagrams of each part of "Home Internet of Things DIY" have been determined (see...
EEWORLD社区 DIY/Open Source Hardware
The growing number of CPU pins
[font=Arial] We know that the signal ground wire can isolate and shield interference signals, enhance transmission reliability, and increase transmission speed, so it is widely used in engineering. Th...
jek9528 Industrial Control Electronics
12V1A power adapter
This design is based on PN8106 and is already in mass production. If you want it, please call 13537267987...
yegaoxue Power technology
Urgent!!! I'm begging all the experts to help me with the issue of 8155
I want to use an 8155 to expand the IO port, so that port A can be used as a bidirectional IO port, and ports B and C can only output. It works in the simplest mode. I don't know how to initialize it....
030303054 Embedded System
STM32F207 external interrupt cannot be entered, everyone can help me take a look
[i=s]This post was last edited by jinghong21 on 2015-3-26 11:12[/i] [size=4][size=5]This code is a very simple code for initializing an external interrupt. I compared the firmware function library, bu...
jinghong21 stm32/stm8
There are 64 signals in the FPGA and they are converted into one output. The output sampling rate is 2.4GHz.
There are 64 signals in the FPGA that are converted into one output. The sampling rate of each channel is 37.5MHz (there is no bit width information yet, so we can assume that the input and output are...
特洛几 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 635  855  2843  2125  1246  13  18  58  43  26 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号