D ts e t
aa h e
R c e t r lc r nc
o h se Ee to is
Ma u a t r dCo o e t
n fc u e
mp n n s
R c e tr b a d d c mp n ns ae
o h se rn e
o oet r
ma ua trd u ig ete dewaes
n fcue sn i r i/ fr
h
p rh s d f m te oiia s p l r
uc a e r
o h r n l u pi s
g
e
o R c e tr waes rce td f m
r o h se
fr e rae r
o
te oiia I. Al rce t n ae
h
r nl P
g
l e rai s r
o
d n wi tea p o a o teOC
o e t h p rv l f h
h
M.
P r aetse u igoiia fcoy
at r e td sn r n la tr
s
g
ts p o rmso R c e tr e eo e
e t rga
r o h se d v lp d
ts s lt n t g aa te p o u t
e t oui s o u rne
o
rd c
me t o e c e teOC d t s e t
es r x e d h
M aa h e.
Qu l yOv riw
ai
t
e ve
• IO- 0 1
S 90
•A 92 cr ct n
S 1 0 et ai
i
o
• Qu l e Ma ua trr Ls (
ai d
n fcues it QML MI- R -
) LP F
385
53
•C a sQ Mitr
ls
lay
i
•C a sVS a eL v l
ls
p c ee
• Qu l e S p l r Ls o D sr uos( L )
ai d u pi s it f it b tr QS D
e
i
•R c e trsacic l u pir oD A a d
o h se i
r ia s p l t L n
t
e
me t aln u t a dD A sa d r s
es lid sr n L tn ad .
y
R c e tr lcrnc , L i c mmi e t
o h se Ee t is L C s o
o
tdo
t
s p ligp o u t ta s t f c so r x e t-
u pyn rd cs h t ai y u tme e p ca
s
t n fr u lya daee u loto eoiial
i s o q ai n r q a t h s r n l
o
t
g
y
s p l db id sr ma ua trr.
u pi
e yn ut
y n fcues
T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e
h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c
g
s
o
a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n
n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -
o
o
isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -
c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a
o
s
g
t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g
i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu
o
a
r xmu ai s
n
ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig
y e a e n rd c c aa tr t , e in smuai , r a l e t .
z o
o
n
© 2 1 R cetr l t n s LC Al i t R sre 0 1 2 1
0 3 ohs E cr i , L . lRg s eevd 7 1 0 3
e e oc
h
T l r m r, l s v iw wrcl . m
o e n oe p ae it w . e c o
a
e
s
o ec
FAN7083_F085 High Side Gate Driver with Reset
March 2009
FAN7083_F085
High Side Gate Driver with Reset
Features
• Qualified to AEC Q100
• Floating channel designed for bootstrap operation up fully
operational to + 600V
• Tolerance to negative transient voltage on VS pin
• dv/dt immune.
• Gate drive supply range from 10V to 20V
• Under-voltage lockout
• CMOS Schmitt-triggered inputs with pull-down
• High side output in phase with input
• RESET input is 3.3V and 5V logic compatible
Description
The FAN7083_F085 is a high-side gate drive IC with reset
input. It is designed for high voltage and high speed driving of
MOSFET or IGBT, which operates up to 600V. Fairchild's high-
voltage process and common-mode noise cancellation tech-
nique provide stable operation in the high side driver under
high-dV/dt noise circumstances. An advanced level-shift circuit
allows high-side gate driver operation up to VS=-5V (typical) at
VBS=15V. Logic input is compatible with standard CMOS out-
puts. The UVLO circuits prevent from malfunction when VCC
and VBS are lower than the specified threshold voltage. It is
available with space saving SOIC-8 Package. Minimum source
and sink current capability of output driver is 200mA and 400mA
respectively, which is suitable for magetic-and piezo type injec-
tors and general MOSFET/IGBT based high side driver applica-
tions.
Typical Applications
• Diesel and gasolin injectors/vavles
• MOSFET-and IGBT high side driver applications
SOIC-8
Ordering Information
Device
FAN7083CM
FAN7083CMX
X : Tape & Reel type
Package
SOIC-8
SOIC-8
Operating
Temp.
-40
°C
~ 125
°C
-40
°C
~ 125
°C
©2008 Fairchild Semiconductor Corporation
1
www.fairchildsemi.com
FAN7083_F085 Rev. 1.0.2
FAN7083_F085 High Side Gate Driver with Reset
Block Diagrams
VB
VCC
HV Level
Shift
UV
DETECT
PULSE
FILTER
R Q
R
S
HO
IN
LOGIC
PULSE
GEN
VS
RESET
UV
DETECT
COM
Pin Assignments
1
2
3
4
VCC
IN
COM
VB
HO
VS
8
7
6
5
RESET N.C
Pin Definitions
Pine Number
1
2
3
4
5
6
7
8
Pin Name
VCC
IN
COM
RESET
NC
VS
HO
VB
I/O
P
I
P
I
-
P
A
P
Driver supply voltage
Pin Function Description
Logic input for high side gate drive output, in phase with HO
Ground
Reset input
NC
High side floating offset for MOSFET Source connection
High side drive output for MOSFET Gate connection
Driver ouput stage supply
2
FAN7083_F085 Rev. 1.0.2
www.fairchildsemi.com
FAN7083_F085 High Side Gate Driver with Reset
Absolute Maximum Ratings
Absolute Maximum Ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are
absolute voltages referenced to COM.
Parameter
High side floating supply offset voltage
High side floating supply voltage
High side floating output voltage
Supply voltage
Input voltage for IN
Input voltage for RESET
Power Dissipation
1)
Thermal resistance, junction to ambient
Electrostatic discharge voltage
(Human Body Model)
Charge device model
Junction Temperature
Storage Temperature
1)
Symbol
V
S
V
B
V
HO
V
CC
VIN
V
RESET
Pd
Rthja
V
ESD
V
CDM
Tj
T
S
Min.
V
B
-25
-0.3
Vs-0.3
-0.3
-0.3
-0.3
Max.
V
B
+0.3
625
V
B
+0.3
25
V
cc
+0.3
V
cc
+0.3
0.625
200
Unit
V
V
V
V
V
V
W
°C/W
V
V
1K
500
150
-55
150
°C
°C
Note: 1) The thermal resistance and power dissipation rating are measured bellow conditions;
JESD51-2: Integrated Circuit Thermal Test Method Environmental Conditions - Natural convection(StillAir)
JESD51-3 : Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Package
Recommended Operating Conditions
For proper operation the device should be used within the recommended conditions.-40°C <= Ta
<= 125
°C
Parameter
High side floating supply voltage
-10V Transient 0.2us
Symbol
V
B
V
S
V
S
Min.
V
s
+ 10
-5
-25 (~200ns)
-20(200ns~240ns)
-7(240ns~400ns)
V
s
-
10
0
0
Max.
V
s
+ 20
600
600
Unit
V
V
V
High side floating supply offset voltage(DC)
High side floating supply offset voltage(
Transient
)
High side floating output voltage
Allowable offset voltage Slew Rate
Supply voltage
Input voltage for IN
Input voltage for RESET
Switching Frequency
2)
1)
V
HO
dv/dt
V
CC
V
IN
V
RESET
Fs
T
a
V
B
50
20
Vcc
Vcc
200
V
V/ns
V
V
V
KHz
°C
Ambient Temperature
Note : 1) Guaranteed by design.
2) Duty = 0.5
-40
125
3
FAN7083_F085 Rev. 1.0.2
www.fairchildsemi.com
FAN7083_F085 High Side Gate Driver with Reset
Statics Electrical Characteristics
Unless otherwise specified, -40°C <= Ta
<= 125
°C, V
CC
= 15V, V
BS
= 15V, V
RESET
= 5V, V
S
= 0V, R
L
= 50Ω , C
L
= 2.5nF.
Parameter
Vcc and VBS supply Characteristics
V
CC
and V
BS
supply under voltage
positive going threshold
V
CC
and V
BS
supply under voltage
negative going threshold
Symbol
V
CCUV+
V
BSUV+
V
CCUV
-
V
BSUV-
Conditions
-
-
-
Min.
-
7.4
0.2
Typ.
9.0
8.4
0.6
Max. Unit
9.8
-
-
V
V
V
V
CC
and V
BS
supply under voltage hystere- V
CCUVH
sis
V
BSUVH
Under voltage lockout response time
Offset supply leakage current
Quiescent V
BS
supply current
tduvcc
tduvbs
I
LK
I
QBS
VCC: 10V-->7.3V or 7.3V-->10V
VBS: 10V-->7.3V or 7.3V-->10V
V
B
=V
S
=600V
V
I N
=0, V
RESET
=5V
0.5
0.5
-
-
-
50
20
20
50
100
us
us
uA
uA
Quiescent Vcc supply current
Quiescent Vcc supply current
Input Characteristics
High logic level input voltage for IN
Low logic level input voltage for IN
High logic level input current for IN
Low logic level input bias current for IN
High logic level input voltage for RESET
Low logic level input voltage for RESET
High logic level input current for RESET
Low logic level input bias current for RESET
Output characteristics
High level output voltage, V
BIAS
- V O
Low level output voltage, VO
Peak output source current
Peak output sink current
Equivalent output resistance
I
QCC1
I
QCC2
V
IN
=V
RESET
=0
V
IN
=15V, V
RESET
=0
-
-
65
75
140
160
uA
uA
V
IH
V
IL
I
IN+
I
IN-
V
RIH
V
RIL
I
RIN+
I
RIN-
-
-
V
IN
=15V
V
IN
=0
-
-
V
RESET
=5V
V
RESET
=0
0.6Vcc
-
-
-
3.0
-
-
-
-
15
0
-
-
5
0
-
0.4Vcc
50
1
-
1.4
30
1
V
V
uA
uA
V
V
uA
uA
V
OH
V
OL
I
O1+
I
O1-
R
OP
R
O N
I
O
=0
I
O
=0
-
-
-
-
200
400
-
-
-
-
54
24
0.1
0.1
-
-
70
35
V
V
mA
mA
Ω
Ω
Note: The input parameter are referenced to COM. The VO and IO parameters are referenced to COM.
4
FAN7083_F085 Rev. 1.0.2
www.fairchildsemi.com
京公网安备 11010802033920号
EEWORLD
