AXLA4R7T16CF316X37 datasheet, PDF

AXLA4R7T16CF316X37: DescriptionAluminum Electrolytic Capacitor, Polarized, Aluminum, 16V, 50% +Tol, 10% -Tol, 4.7uF; CategoryPassive components capacitor; File Size152KB，1 Pages; ManufacturerIBS Electronics Inc

Download Datasheet Parametric View All

AXLA4R7T16CF316X37 Overview

Aluminum Electrolytic Capacitor, Polarized, Aluminum, 16V, 50% +Tol, 10% -Tol, 4.7uF

Parameter Name	Attribute value
Objectid	1208593052
package instruction	,
Reach Compliance Code	unknown
ECCN code	EAR99
capacitance	4.7 µF
Capacitor type	ALUMINUM ELECTROLYTIC CAPACITOR
Custom functions	Lead Length (Consult Factory)
diameter	16 mm
dielectric materials	ALUMINUM
length	37 mm
Manufacturer's serial number	AXLA
negative tolerance	10%
Number of terminals	2
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package form	Axial
polarity	POLARIZED
positive tolerance	50%
Rated (DC) voltage (URdc)	16 V
series	AXLA
Terminal pitch	7.5 mm

Semiconductor diode parameter symbols and meanings: [E][E][E]CT---Barrier capacitanceCj ---Junction (inter-electrode) capacitance, which indicates the total capacitance of the germanium detector diode under the specified bias voltage applied to both en...; fighting Analog electronics

Which RTOS operating system are you using? Tell me about their advantages and disadvantages?: [b][size=3]Which embedded operating system do you use in your work and study? [/size][/b][b][size=3] [/size][/b] [b][size=3]Why did you choose it? [/size][/b] [b][size=3] [/size][/b] [b][size=3]Can yo...; eric_wang Embedded System

Remote FPGA version update and reboot: [align=center][b][font=宋体][size=22.0pt]Remote[/size][/font][/b][b][size=22.0pt]FPGA[/size][/b][b][font=宋体][size=22.0pt]Version Update and Restart[/size][/font][/b][/align][align=left]Today, most commu...; zx_lx FPGA/CPLD

Has anyone designed with SV?: It goes without saying that SV can be used for verification, but it is said that SV can also be used for design in the future, and this is the trend. Are there people who use SV for design now? If so,...; eeleader FPGA/CPLD

About simulating single chip microcomputer in Multisim: When writing a Keil program, a simulation error occurs. The following is the program. Is the problem with the program or the circuit? #include sbit d1=P0^0; void main() { EA=1;//Open general interrupt...; Rodecin 51mcu

Design of Fully Digital Quadrature Phase Shift Keying Demodulator: Abstract: As the core component of the digital satellite video broadcasting (DVB-S) receiving chip, a design of a fully digital quadrature phase shift keying (QPSK) receiving demodulator is given. The...; JasonYoo Analog electronics

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components