EEWORLDEEWORLDEEWORLD

Part Number

Search

2220J1000273JBT

Description
Ceramic Capacitor, Multilayer, Ceramic, 100V, 5% +Tol, 5% -Tol, BX, 15% TC, 0.027uF, Surface Mount, 2220, CHIP
CategoryPassive components    capacitor   
File Size2MB,7 Pages
ManufacturerSyfer
Environmental Compliance  
Download Datasheet Parametric View All

2220J1000273JBT Overview

Ceramic Capacitor, Multilayer, Ceramic, 100V, 5% +Tol, 5% -Tol, BX, 15% TC, 0.027uF, Surface Mount, 2220, CHIP

2220J1000273JBT Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Objectid1171985883
package instruction, 2220
Reach Compliance Codecompliant
Country Of OriginMainland China
ECCN codeEAR99
YTEOL7.35
capacitance0.027 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high2.5 mm
JESD-609 codee3
length5.7 mm
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance5%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
Package formSMT
method of packingTR, 7 INCH
positive tolerance5%
Rated (DC) voltage (URdc)100 V
GuidelineIECQ-CECC
series2220(100V,BX)
size code2220
surface mountYES
Temperature characteristic codeBX
Temperature Coefficient15% ppm/°C
Terminal surfaceMatte Tin (Sn) - with Nickel (Ni) barrier
Terminal shapeWRAPAROUND
width5 mm
X7R
TCC/VCC Capacitor Range
Electrical Details
Capacitance Range
Temperature Coefficient of Capacitance (TCC)
Dissipation Factor
Insulation Resistance (IR)
Dielectric Withstand Voltage (DWV)
Ageing Rate
270pF to 1.8µF
±15% from -55˚C to +125˚C
0.025
100G or 1000secs (whichever is the less)
Voltage applied for 5 ±1 seconds, 50mA charging
current maximum
<2% per decade (typical)
Size
0603
0805
1206
1210
1808
1812
2220
2225
Length
(L1)
1.6 ± 0.2
2.0 ± 0.3
3.2 ± 0.3
3.2 ± 0.3
4.5 ± 0.35
4.5 ± 0.35
5.7 ± 0.4
5.7 ± 0.4
Width
(W)
0.8 ± 0.2
1.25 ± 0.2
1.6 ± 0.2
2.5 ± 0.3
2.0 ± 0.3
3.2 ± 0.3
5.0 ± 0.4
6.3 ± 0.4
Max
Thickness
(T)
0.8
1.3
1.6
2.0
2.0
2.5
4.2
4.2
Band
(L2)
0.10 - 0.04
0.13 – 0.75
0.25 – 0.75
0.25 – 0.75
0.25 – 1.0
0.25 – 1.0
0.25 – 1.0
0.25 – 1.0
X7R capacitors are available from Syfer with a defined capacitance
variation under applied dc voltage, across the full operating temperature
range. Whilst the capacitance of C0G/NP0 chips does not vary with applied
voltage, standard X7R capacitors exhibit capacitance fluctuation but with
no specified limit. For applications where a limit is required, Syfer is able to
offer either a ‘B’ code dielectric (conforms to MIL ‘BX’ dielectric and IECQ-
CECC ‘2X1’) or ‘R’ code dielectric (conforms to MIL ‘BZ’ dielectric and IRCQ-
CECC ‘2C1’)
Note: All dimensions in mm
TCC/VCC Capacitors – 2C1 (BZ)
X
X
X
X
X
X
X
X
X
X
X
X
X
=non RoHS compliant and FlexiCap™ termination only. Other values available in J, Y (FlexiCap™) and F terminations.
© Knowles 2014
TCC-VCCDatasheet Issue 3 (P109800) Release Date 04/11/14
Page 1 of 7
Tel: +44 1603 723300 | Email SyferSales@knowles.com | www.knowlescapacitors.com/syfer
Random Font Clock
If you are crazy about fonts and clocks, you have come to the right place. Because you can't help but pay attention to this eye-catching font clock. Maybe one of the fonts on it will inspire your crea...
七月七日晴 Creative Market
Driver Installation Issues
When my board was connected to the computer for the first time, it showed that the driver was successfully installed (COM5), but the computer did not respond after plugging it in several times. When I...
哥霸气归来 Microcontroller MCU
Altera SoC Development Board Trial Competition Opens
[font=微软雅黑][size=3] When programmers meet SoC development boards, a headstrong competition is always inevitable. [/size][/font] [font=微软雅黑][size=3] [color=#8b0000]If you are also a proud programmer, t...
eric_wang FPGA/CPLD
Dynamic display of digital tube
L1: LCALL display LCALL query; check if there is a key closed AJMP L1 query: ............. LCALL display; de-jitter................. RET display: ........... LCALL delay................. RET delay: MO...
不要慌 51mcu
PCB board edge distance determination
Question: I would like to ask the experts, how much safety distance should be left on the edge of the board when designing a PCB?...
飞一个去 PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1481  169  54  1947  2319  30  4  2  40  47 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号