EEWORLDEEWORLDEEWORLD

Part Number

Search

935362252528

Description
RISC Microcontroller
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size1MB,83 Pages
ManufacturerNXP
Websitehttps://www.nxp.com
Download Datasheet Parametric View All

935362252528 Overview

RISC Microcontroller

935362252528 Parametric

Parameter NameAttribute value
MakerNXP
package instruction,
Reach Compliance Codeunknown
uPs/uCs/peripheral integrated circuit typeMICROCONTROLLER, RISC
Base Number Matches1
NXP Semiconductors
Data Sheet: Advance Information
Document Number S32K1XX
Rev. 8, 06/2018
S32K1xx Data Sheet
Notes
• Technical information for S32K118 device is
preliminary, until this device achieves qualification.
• Following two are the available attachments with
Datasheet:
– S32K1xx_Orderable_Part_Number_ List.xlsx
– S32K1xx_Power_Modes_Configuration.xlsx
Key Features
• Operating characteristics
– Voltage range: 2.7 V to 5.5 V
– Ambient temperature range: -40 °C to 105 °C for
HSRUN mode, -40 °C to 125 °C for RUN mode
• Arm™ Cortex-M4F/M0+ core, 32-bit CPU
– Supports up to 112 MHz frequency (HSRUN mode)
with 1.25 Dhrystone MIPS per MHz
– Arm Core based on the Armv7 Architecture and
Thumb®-2 ISA
– Integrated Digital Signal Processor (DSP)
– Configurable Nested Vectored Interrupt Controller
(NVIC)
– Single Precision Floating Point Unit (FPU)
• Clock interfaces
– 4 - 40 MHz fast external oscillator (SOSC)
– 48 MHz Fast Internal RC oscillator (FIRC)
– 8 MHz Slow Internal RC oscillator (SIRC)
– 128 kHz Low Power Oscillator (LPO)
– Up to 112 MHz (HSRUN) System Phased Lock
Loop (SPLL)
– Up to 50 MHz DC external square wave input clock
– Real Time Counter (RTC)
S32K1XX
• Power management
– Low-power Arm Cortex-M4F/M0+ core with
excellent energy efficiency
– Power Management Controller (PMC) with multiple
power modes: HSRUN, RUN, STOP, VLPR, and
VLPS. Note: CSEc (Security) or EEPROM writes/
erase will trigger error flags in HSRUN mode (112
MHz) because this use case is not allowed to
execute simultaneously. The device will need to
switch to RUN mode (80 Mhz) to execute CSEc
(Security) or EEPROM writes/erase.
– Clock gating and low power operation supported on
specific peripherals.
• Memory and memory interfaces
– Up to 2 MB program flash memory with ECC
– 64 KB FlexNVM for data flash memory with ECC
and EEPROM emulation. Note: CSEc (Security) or
EEPROM writes/erase will trigger error flags in
HSRUN mode (112 MHz) because this use case is
not allowed to execute simultaneously. The device
will need to switch to RUN mode (80 MHz) to
execute CSEc (Security) or EEPROM writes/erase.
– Up to 256 KB SRAM with ECC
– Up to 4 KB of FlexRAM for use as SRAM or
EEPROM emulation
– Up to 4 KB Code cache to minimize performance
impact of memory access latencies
– QuadSPI with HyperBus™ support
• Mixed-signal analog
– Up to two 12-bit Analog-to-Digital Converter
(ADC) with up to 32 channel analog inputs per
module
– One Analog Comparator (CMP) with internal 8-bit
Digital to Analog Converter (DAC)
• Debug functionality
– Serial Wire JTAG Debug Port (SWJ-DP) combines
– Debug Watchpoint and Trace (DWT)
– Instrumentation Trace Macrocell (ITM)
– Test Port Interface Unit (TPIU)
– Flash Patch and Breakpoint (FPB) Unit
• Human-machine interface (HMI)
– Up to 156 GPIO pins with interrupt functionality
– Non-Maskable Interrupt (NMI)
This document contains information on a pre-production product. Specifications
and pre-production information herein are subject to change without notice.
"Hello, Amplifier" is simple and profound
As a technician, to make progress, in addition to personal factors, it is crucial to meet a good teacher and read a good book carefully. I remember someone once summarized the characteristics of a goo...
gaon ADI Reference Circuit
ADC front-end design step 2
The second step is to determine the input impedance of the ADC (Figure 1). The AD9246 device is an unbuffered or switched capacitor ADC, so the input impedance is time-varying and changes with the fre...
ZYXWVU Analogue and Mixed Signal
PCI&LVDS Product Development Platform (PCI&LVDS)
PCI&LVDS Product Development Platform (PCI&LVDS) [Product Positioning] Development of high-speed data acquisition card based on PCI; Development of high-speed data acquisition processing card based on...
zgcdz51 FPGA/CPLD
[Hua Diao Experience] 16 Use Beetle ESP32 C3 to control 8X32-bit WS2812 hard screen
[i=s]This post was last edited by eagler8 on 2022-7-9 04:56[/i]The hardware used in the experiment and the software platform used Arduino IDE (see "【Hua Diao Experience】15 Try to build the Arduino dev...
eagler8 DIY/Open Source Hardware
It’s hard to believe that this pair of high-speed signals changed the vias so many times!!!
Author: Huang Gang, a member of Yibo Technology Expressway MediaPCB engineer: "There are no more layers to go. These pairs of 10G signals need to change layers several times and make four vias before ...
yvonneGan PCB Design
Prediction: The integration of storage technology and surveillance is an inevitable trend
Cloud storage can realize full storage virtualization, greatly simplify the application process, save customers' construction costs, and provide stronger storage and sharing functions. The development...
xyh_521 Industrial Control Electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1558  2602  1193  675  1024  32  53  25  14  21 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号