41235006P5 datasheet, PDF - EEWORLD Datasheet

41235006P5: DescriptionBoard Connector, 50 Contact(s), 2 Row(s), Male, Right Angle, 0.1 inch Pitch, Solder Terminal, Receptacle; CategoryThe connector The connector; File Size176KB，2 Pages; ManufacturerEDAC

Download Datasheet Parametric View All

41235006P5 Overview

Board Connector, 50 Contact(s), 2 Row(s), Male, Right Angle, 0.1 inch Pitch, Solder Terminal, Receptacle

Parameter Name	Attribute value
Maker	EDAC
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	LONG LATCHES
Board mount options	HOLE .099-.111
body width	0.308 inch
subject depth	0.71 inch
body length	3.26 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	AU ON NI
Contact completed and terminated	GOLD
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact resistance	6 mΩ
Contact style	SQ PIN-SKT
Dielectric withstand voltage	500VAC V
Insulation resistance	5000000000 Ω
insulator material	GLASS FILLED POLYESTER
Manufacturer's serial number	4123
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Installation method	RIGHT ANGLE
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	105 °C
Minimum operating temperature	-55 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	2.54 mm
Plating thickness	30u inch
Rated current (signal)	1 A
Guideline	UL, CSA
reliability	COMMERCIAL
Terminal length	0.125 inch
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	50
Base Number Matches	1

Xinhai Metalworking Internship Report: I promised everyone to show you my internship report, so I uploaded it. Here is the cover. [[i] This post was last edited by Xinhai Baby on 2011-4-13 21:17 [/i]]...; 鑫海宝贝 Talking about work

Quartus directly calls modelsim simulation IP core: I am a novice. How can I directly use the internal IP core of Quartus and generate simulation files to directly call modelsim simulation? Thank you. It would be better to add pictures. I am very grate...; ∑Might FPGA/CPLD

EEWORLD University Hall----Li Hongyi: The next step of machine learning: Li Hongyi: The next step in machine learning : https://training.eeworld.com.cn/course/4741Teacher Li Hongyi's latest machine learning video tutorial in 2019...; 老白菜 Integrated technical exchanges

Communication between DEC2812 and ADLINK CAN interface card 7841: I use two wires to connect the CAN interface of DEC2812 to the ADLINK CAN interface card. Both are set to 1M baud rate.However, the 2812 always fails to send information, and the corresponding CANTA b...; bjanzhuang Microcontroller MCU

Digital Integrated Circuit Design: From VLSI Architecture to CMOS Manufacturing.pdf: Digital Integrated Circuit Design: From VLSI Architecture to CMOS Manufacturing.pdf...; zxopenljx FPGA/CPLD

PCB board manufacturing instructions-2010: The PCB factory sent the board making instructions, which contain the parameters they are concerned about. You can refer to it....; owsows PCB Design

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components