Silicon Delay Line, 7-Func, 1-Tap, True Output, CMOS, DIE
| Parameter Name | Attribute value |
| Maker | DALLAS |
| package instruction | DIE |
| Reach Compliance Code | unknown |
| Other features | 7 INDEPENDENT BUFFERED DELAYS DELAY[NS] = 5,5,5,5,15,15,15 |
| series | CMOS/TTL |
| Input frequency maximum value (fmax) | 22.2222 MHz |
| JESD-30 code | X-XUUC-N |
| Logic integrated circuit type | SILICON DELAY LINE |
| Number of functions | 7 |
| Number of taps/steps | 1 |
| Maximum operating temperature | 85 °C |
| Minimum operating temperature | -40 °C |
| Output polarity | TRUE |
| Package body material | UNSPECIFIED |
| Package shape | UNSPECIFIED |
| Package form | UNCASED CHIP |
| programmable delay line | NO |
| Certification status | Not Qualified |
| Maximum supply voltage (Vsup) | 5.25 V |
| Minimum supply voltage (Vsup) | 4.75 V |
| Nominal supply voltage (Vsup) | 5 V |
| surface mount | YES |
| technology | CMOS |
| Temperature level | INDUSTRIAL |
| Terminal form | NO LEAD |
| Terminal location | UPPER |
| Total delay nominal (td) | 15 ns |
| Base Number Matches | 1 |