AB-100.0100MHZ-D1X-O5-T datasheet, PDF

Datasheet> All Categories > Passive components> Crystal/resonator> AB-100.0100MHZ-D1X-O5-T

AB-100.0100MHZ-D1X-O5-T: DescriptionParallel - 5Th Overtone Quartz Crystal, 100.01MHz Nom, HC49/U, 2 PIN; CategoryPassive components Crystal/resonator; File Size2MB，4 Pages; ManufacturerAbracon; Websitehttp://www.abracon.com/index.htm; Environmental Compliance

Download Datasheet Parametric View All

AB-100.0100MHZ-D1X-O5-T Overview

Parallel - 5Th Overtone Quartz Crystal, 100.01MHz Nom, HC49/U, 2 PIN

AB-100.0100MHZ-D1X-O5-T Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Objectid	1349092008
package instruction	HC49/U, 2 PIN
Reach Compliance Code	compliant
Country Of Origin	Mainland China
YTEOL	6.32
Other features	TR, 13 INCH
Ageing	5 PPM/FIRST YEAR
Crystal/Resonator Type	PARALLEL - 5TH OVERTONE
Drive level	100 µW
frequency stability	0.002%
frequency tolerance	10 ppm
JESD-609 code	e3
load capacitance	18 pF
Installation features	THROUGH HOLE MOUNT
Nominal operating frequency	100.01 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
physical size	L11.5XB5.0XH13.46 (mm)/L0.453XB0.197XH0.53 (inch)
Series resistance	80 Ω
surface mount	NO
Terminal surface	Matte Tin (Sn) - with Nickel (Ni) barrier

Preview

Download Datasheet

View All

HC49/U Crystal

FEATURES:

• High precision availability

• Resistance welded

• Ideal for large pullability application

• Wide frequency range

RoHS

Compliant

APPLICATIONS:

• CPU, Memory

• Computer, printer

• Data communication (1MHz)

• Data input - output machine (1MHz)

11.5 x 5.0 x 13.46mm

| | | | | | | | | | | | | | |

STANDARD SPECIFICATIONS:

Parameters

Frequency Range

Operation Mode

Operating Temperature

Storage Temperature

Frequency Tolerance @+25°C

Frequency Stability over the

Operating temperature

(

ref. to

+25°C)

Equivalent series resistance

(R1)

Shunt capacitance

(C0)

Load capacitance

(CL)

Drive Level

Aging@25°C±3°C

Insulation Resistance

Drive level

dependency (DLD),

minimum 7 points tested: from

1µW to 500µW.

-55

-50

-100

Minimum

1.8432

Typical

Maximum

Units

MHz

Notes

HC49/U

1.8432MHz – 40.000MHz

20.00MHz – 100.00MHz

100.00MHz – 150.00MHz

120.00MHz – 200.00MHz

See options

-----

40.000

Fundamental

Overtone

-----

+70

-----

+125

-----

+50

-----

+100

ºC

ppm

See table 1 below

Ω

-----

100

1000

µW

-----

±5

ppm

500

-----

Ω

Change in frequency

(Maximum

- Minimum) over

DLD range < ±10ppm;

Change in ESR

(Maximum

- Minimum) over DLD

range < 25% of Max ESR

value;

Maximum ESR over DLD range < Max ESR

value.

See options

First

year

@100Vdc±15V

Table 1

FREQUENCY

1.8432MHz - 1.999MHz

2.000MHz - 2.399MHz

2.400MHz - 2.999MHz

3.000MHz - 3.699MHz

3.700MHz - 4.199MHz

4.200MHz - 4.899MHz

4.900MHz - 5.999MHz

6.000MHz - 7.999MHz

8.000MHz - 9.999MHz

10.000MHz - 12.499MHz

12.50MHz - 40.00MHz

20.00MHz - 100.00MHz

100.01MHz - 150.00MHz

120.00MHz – 200.00MHz

Operation Mode

ESR (Ω) max

750

550

350

200

100

120

Fundamental

3rd OT

5th OT

7th OT

ABRACON IS

ISO 9001:2008

ISO 9001 / QS 9000

CERTIFIED

Revised: 08.28.12

30332 Esperanza, Rancho Santa Margarita, California 92688

tel 949-546-8000

fax 949-546-8001

| www.abracon.com

Visit www.abracon.com for Terms & Conditions of Sale

Recommended Resources

Subwoofer low pass filter circuit diagram

Fixed bias amplifier circuit

Simple telephone ring signal detector circuit diagram

Bridge balance indicator

XDH-3 electrocardiograph circuit

Phase detection circuit

The problem of dividing one signal into multiple channels for collection!: The signal to be collected is provided by the signal source. The output signal of one channel of the signal source must be pre-amplified first, and then the frequency, amplitude, edge rise time and ot...; 燕园技术宅 Electronics Design Contest

[Nucleo Experience] Sharing of Development Tools (1)——stm32cubemx: I received a development board from the forum two days ago. It has ST-Link on board, which is really convenient! Just one USB cable is OK, and it doesn't need to occupy so many USB ports. Because I've...; qq849682862 stm32/stm8

Grateful to have you + relying on myself to make the impossible possible @【chat, laugh, make noise】: I was looked at with tinted glasses for 20 years - I grew up to be a garbage collector 20 years later, I passed the exam to work in a public institution through my own efforts. Now I am working in a s...; glorys Talking

Sine wave signal generator VHDL source code: [i=s] This post was last edited by paulhyde on 2014-9-15 09:44 [/i] Congratulations...; yq_place Electronics Design Contest

50Mhz frequency division problem: How to divide the 50M clock into 153600hz? It seems that the ordinary method cannot solve it because it is not even. I am thinking of using a pll, multiplying the frequency, and then dividing it....; heningbo FPGA/CPLD

[AT32WB415 Review] Part 1: Receive the board and build the environment: [i=s]This post was last edited by ddllxxrr on 2022-8-7 10:16[/i]It was not easy for me to get this board. First of all, somehow, the mailing address I had changed for many years was wrong. It was mail...; ddllxxrr Robotics Development

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components