EEWORLDEEWORLDEEWORLD

Part Number

Search

SA080PL9104

Description
Card Edge Connector, 80 Contact(s), 2 Row(s), Straight, 0.1 inch Pitch, Solder Terminal, Locking, Receptacle
CategoryThe connector    The connector   
File Size71KB,1 Pages
ManufacturerKemax Shing Co., Ltd.
Download Datasheet Parametric View All

SA080PL9104 Overview

Card Edge Connector, 80 Contact(s), 2 Row(s), Straight, 0.1 inch Pitch, Solder Terminal, Locking, Receptacle

SA080PL9104 Parametric

Parameter NameAttribute value
MakerKemax Shing Co., Ltd.
Reach Compliance Codeunknown
ECCN codeEAR99
Other features4 PAIR KINK TERMINAL
body width0.362 inch
subject depth0.598 inch
body length4.26 inch
Body/casing typeRECEPTACLE
Connector typeCARD EDGE CONNECTOR
Contact to complete cooperationAU ON NI
Contact materialPHOSPHOR BRONZE
contact modeRECTANGULAR
Contact resistance20 mΩ
Contact styleBELLOWED TYPE
Dielectric withstand voltage1000VAC V
maximum insertion force3.336 N
Insulation resistance5000000000 Ω
Manufacturer's serial numberSA
Plug contact pitch0.1 inch
Installation option 1LOCKING
Installation methodSTRAIGHT
Installation typeBOARD
Number of connectorsONE
PCB row number2
Number of rows loaded2
Maximum operating temperature85 °C
Minimum operating temperature-55 °C
PCB contact patternRECTANGULAR
PCB contact row spacing5.08 mm
Rated current (signal)3 A
GuidelineUL
reliabilityCOMMERCIAL
Terminal length0.134 inch
Terminal pitch2.54 mm
Termination typeSOLDER
Total number of contacts80
Evacuation force-minimum value.278 N
Base Number Matches1
I have a hard time without a college diploma.
It's hard to get a job interview with a high school diploma without a college diploma....
懒人一个1 TI Technology Forum
DA output voltage problem in 430
[i=s]This post was last edited by paulhyde on 2014-9-15 09:35[/i] Why is the maximum output voltage of 430DA only 5V? The manual says it can be amplified 3 times!...
iczibm Electronics Design Contest
If the Verilog program does not add a reset signal and does not assign initial values to some signals, will it cause STX to appear in the simulation?
[color=#000][font=微软雅黑,]I would like to ask if the Verilog program without adding a reset signal and not assigning initial values to some signals will cause stx to appear in the simulation[/font][/col...
琉璃珠 FPGA/CPLD
Analog Circuit University Courseware
I risked my life to share the teacher's courseware with you. The courseware is divided into chapters, and you can download it as needed....
tcmx Analog electronics
Driver development for PC104 embedded industrial computer motherboard based on XScale processor PXA270
I am currently developing a driver for the PC104 embedded industrial computer motherboard based on the XScale processor PXA270. Since I have just started and lack experience, I hope to get some advice...
dabenlu803 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1273  672  394  234  2691  26  14  8  5  55 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号