531AA841M000BGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531AA841M000BGR

531AA841M000BGR: DescriptionLVPECL Output Clock Oscillator, 841MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531AA841M000BGR Overview

LVPECL Output Clock Oscillator, 841MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531AA841M000BGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	841 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

Low power audio amplifier MC34119-05

Three-phase asynchronous motor forward and reverse manual control circuit

RTS758 circuit

Using a fixed three-terminal voltage stabilizing integrated circuit to make an adjustable DC voltage stabilizing power supply circuit

Luminous electronic hypnosis device

Front-end circuit of PT100

The use and explanation of TMS320F28335 interrupt priority and interrupt nesting: When using interrupts, it is necessary to deal with nested interrupts. Let's take a look at how 28335 implements nested interrupts. 1,28335 interrupts are disabled by default. After entering the inter...; 灞波儿奔 Microcontroller MCU

After configuring NFS, telnet login to ARM board: Purpose: Remotely log in to the ARM development board through NFS, so that other PCs can also remotely debug the ARM board NFS configuration. Normal host PC ip: 192.168.0.1 ARM board ip: 192.168.0.20 ...; sunwenjie2007 ARM Technology

During the Dragon Boat Festival, I’ll take you to Harbin to see people!: [font=微软雅黑][size=3]Since I started working outside, I can’t remember how many Dragon Boat Festivals I haven’t spent at home. I remember that the Dragon Boat Festival at home was particularly lively, e...; eric_wang Talking

【R7F0C809】Familiar with the development board resources and development environment 2——IO operation: IO Operations This section mainly introduces the IO operations in the data sheet (r01uh0481cj0120_r7f0c806_9 User Manual Hardware Edition.pdf). The model of the MCU on the development board is R7F0C80...; Laspide Renesas Electronics MCUs

Custom code and data snippets: [i=s]This post was last edited by fish001 on 2017-7-22 23:43[/i] [font=Helvetica, Tahoma, Arial, sans-serif][size=4][color=#000000]// Assign symbol to the data segment indicated by section name #pragm...; fish001 DSP and ARM Processors

Good news, the forum has a new function, it’s super powerful!: Based on some suggestions from netizens in the forum, the tools of our forum have been constantly improved. After Bobo's efforts, our forum has added new functions. In each post, by clicking [color=re...; EEWORLD社区 Suggestions & Announcements

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components