A80960JC-40 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> A80960JC-40

A80960JC-40: DescriptionRISC Microprocessor, 32-Bit, 40MHz, CMOS, CPGA132, PGA-132; CategoryThe embedded processor and controller Microcontrollers and processors; File Size826KB，74 Pages; ManufacturerIntel; Websitehttp://www.intel.com/

Download Datasheet Parametric Compare View All

A80960JC-40 Overview

RISC Microprocessor, 32-Bit, 40MHz, CMOS, CPGA132, PGA-132

A80960JC-40 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Intel
Parts packaging code	PGA
package instruction	PGA, PGA132,14X14
Contacts	132
Reach Compliance Code	unknown
Other features	OPERATING CASE TEMPERATURE 0 TO 100 C
Address bus width	32
bit size	32
boundary scan	YES
maximum clock frequency	20 MHz
External data bus width	32
Format	FIXED POINT
Integrated cache	NO
JESD-30 code	S-CPGA-P132
JESD-609 code	e0
length	37.08 mm
low power mode	YES
Number of terminals	132
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	PGA
Encapsulate equivalent code	PGA132,14X14
Package shape	SQUARE
Package form	GRID ARRAY
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	3.3,3.3/5 V
Certification status	Not Qualified
Maximum seat height	4.57 mm
speed	40 MHz
Maximum slew rate	267 mA
Maximum supply voltage	3.45 V
Minimum supply voltage	3.15 V
Nominal supply voltage	3.3 V
surface mount	NO
technology	CMOS
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	PIN/PEG
Terminal pitch	2.54 mm
Terminal location	PERPENDICULAR
Maximum time at peak reflow temperature	NOT SPECIFIED
width	37.08 mm
uPs/uCs/peripheral integrated circuit type	MICROPROCESSOR, RISC
Base Number Matches	1

Preview

Download Datasheet

View All

80960JS/JC 3.3 V Microprocessor

Advance Information Datasheet

Product Features

Pin/Code Compatible with all 80960Jx

Processors

High-Performance Embedded Architecture

— One Instruction/Clock Execution

— Core Clock Rate is:

80960JS 1x the Bus Clock

80960JC 2x the Bus Clock

— Load/Store Programming Model

— Sixteen 32-Bit Global Registers

— Sixteen 32-Bit Local Registers (8 sets)

— Nine Addressing Modes

— User/Supervisor Protection Model

Two-Way Set Associative Instruction

Cache

— 16 Kbyte

— Programmable Cache-Locking

Mechanism

Direct Mapped Data Cache

— 4 Kbyte

— Write Through Operation

On-Chip Stack Frame Cache

— Seven Register Sets Can Be Saved

— Automatic Allocation on Call/Return

— 0-7 Frames Reserved for High-Priority

Interrupts

On-Chip Data RAM

— 1 Kbyte Critical Variable Storage

— Single-Cycle Access

3.3 V Supply Voltage

— 5 V Tolerant Inputs

— TTL Compatible Outputs

High Bandwidth Burst Bus

— 32-Bit Multiplexed Address/Data

— Programmable Memory Configuration

— Selectable 8-, 16-, 32-Bit Bus Widths

— Supports Unaligned Accesses

— Big or Little Endian Byte Ordering

High-Speed Interrupt Controller

— 31 Programmable Priorities

— Eight Maskable Pins plus NMI#

— Up to 240 Vectors in Expanded Mode

Two On-Chip Timers

— Independent 32-Bit Counting

— Clock Prescaling by 1, 2, 4 or 8

— lnternal Interrupt Sources

Halt Mode for Low Power

IEEE 1149.1 (JTAG) Boundary Scan

Compatibility

Packages

— 132-Lead Pin Grid Array (PGA)

— 132-Lead Plastic Quad Flat Pack

(PQFP)

— 196-Ball Mini Plastic Ball Grid Array

(MPBGA)

Notice:

This document contains information on products in the sampling and initial production

phases of development. The specifications are subject to change without notice. Verify with your

local Intel sales office that you have the latest datasheet before finalizing a design.

Order Number: 273200-002

December, 1998

80960JS/JC 3.3 V Microprocessor

Contents

1.0

2.0

Introduction

.................................................................................................................. 7

80960Jx Overview

...................................................................................................... 8

2.1

2.2

2.3

2.4

2.5

2.6

2.7

2.8

2.9

2.10

80960 Processor Core .......................................................................................... 9

Burst Bus............................................................................................................. 10

Timer Unit............................................................................................................ 10

Priority Interrupt Controller .................................................................................. 10

Instruction Set Summary .....................................................................................11

Faults and Debugging ......................................................................................... 11

Low Power Operation ..........................................................................................11

Test Features ...................................................................................................... 12

Memory-Mapped Control Registers .................................................................... 12

Data Types and Memory Addressing Modes ...................................................... 12

3.0

Package Information: 80960JS/JC 3.3 V Processors

................................ 14

3.1

Pin Descriptions .................................................................................................. 15

3.1.1 Functional Pin Definitions .......................................................................15

3.1.2 80960Jx 132-Lead PGA Pinout.............................................................. 21

3.1.3 80960Jx 132-Lead PQFP Pinout............................................................ 25

3.1.4 80960Jx 196-Ball MPBGA Pinout .......................................................... 28

Package Thermal Specifications .........................................................................33

Thermal Management Accessories..................................................................... 36

3.3.1 Heatsinks................................................................................................ 36

3.2

3.3

4.0

Electrical Specifications 80960JS/JC 3.3 V Processor

............................. 37

4.1

4.2

4.3

4.4

4.5

4.6

4.7

Absolute Maximum Ratings................................................................................. 37

Operating Conditions........................................................................................... 37

Connection Recommendations ........................................................................... 38

VCC5 Pin Requirements (VDIFF) .......................................................................38

VCCPLL Pin Requirements................................................................................. 39

DC Specifications ................................................................................................ 40

AC Specifications ................................................................................................ 42

4.7.1 AC Test Conditions and Derating Curves .............................................. 44

4.7.2 AC Timing Waveforms ........................................................................... 49

5.0

Bus Functional Waveforms

.................................................................................. 55

5.1

5.2

Basic Bus States .................................................................................................65

Boundary-Scan Register .....................................................................................66

6.0

7.0

Device Identification 80960JS/JC 3.3 V Processor

..................................... 72

Revision History

....................................................................................................... 74

Advance Information Datasheet

80960JS/JC 3.3 V Microprocessor

Figures

80960Jx Microprocessor Package Options........................................................... 7

80960JS/JC Block Diagram .................................................................................. 9

132-Lead Pin Grid Array Top View - Pins Facing Down ..................................... 21

132-Lead Pin Grid Array Bottom View - Pins Facing Up..................................... 22

132-Lead PQFP - Top View ................................................................................ 25

196-Ball Mini Plastic Ball Grid Array Top View - Balls Facing Down .................. 28

196-Ball Mini Plastic Ball Grid Array Bottom View - Balls Facing Up .................. 29

VCC5 Current-Limiting Resistor .......................................................................... 38

VCCPLL Lowpass Filter ...................................................................................... 39

AC Test Load ...................................................................................................... 44

Output Delay or Hold vs. Load Capacitance (3.3 V Signals) .............................. 45

Output Delay or Hold vs. Load Capacitance (5 V Signals) ................................. 45

vs. AD Bus Load Capacitance (3.3 V Signals) ............................................. 46

vs. AD Bus Load Capacitance (5 V Signals) ................................................ 46

80960JC I

Active (Power Supply) vs. Frequency............................................ 47

80960JC I

Active (Thermal) vs. Frequency..................................................... 47

80960JS I

Active (Power Supply) vs. Frequency ............................................ 48

80960JS I

Active (Thermal) vs. Frequency ..................................................... 48

CLKIN Waveform ................................................................................................ 49

OV1

Output Delay Waveform ............................................................................. 49

Output Float Waveform................................................................................ 50

IS1

and T

IH1

Input Setup and Hold Waveform ................................................... 50

IS2

and T

IH2

Input Setup and Hold Waveform ................................................... 50

IS3

and T

IH3

Input Setup and Hold Waveform ................................................... 51

IS4

and T

IH4

Input Setup and Hold Waveform ................................................... 51

, T

LXL

and T

LXA

Relative Timings Waveform................................................. 52

DT/R# and DEN# Timings Waveform ................................................................. 52

TCK Waveform.................................................................................................... 53

BSIS1

and T

BSIH1

Input Setup and Hold Waveforms ......................................... 53

BSOV1

and T

BSOF1

Output Delay and Output Float Waveform.......................... 53

BSOV2

and T

BSOF2

Output Delay and Output Float Waveform.......................... 54

BSIS2

and T

BSIH2

Input Setup and Hold Waveform ........................................... 54

Non-Burst Read and Write Transactions Without Wait States, 32-Bit Bus ......... 55

Burst Read and Write Transactions Without Wait States, 32-Bit Bus ................. 56

Burst Write Transactions With 2,1,1,1 Wait States, 32-Bit Bus........................... 57

Burst Read and Write Transactions Without Wait States, 8-Bit Bus ................... 58

Burst Read and Write Transactions With 1, 0 Wait States and

Extra Tr State on Read, 16-Bit Bus ..................................................................... 59

Double Word Read Bus Request, Misaligned One Byte From

Quad Word Boundary, 32-Bit Bus, Little Endian ................................................. 60

HOLD/HOLDA Waveform For Bus Arbitration .................................................... 61

Cold Reset Waveform ......................................................................................... 62

Warm Reset Waveform ....................................................................................... 63

Entering the ONCE State .................................................................................... 64

Bus States with Arbitration .................................................................................. 66

Summary of Aligned and Unaligned Accesses (32-Bit Bus) ............................... 70

Summary of Aligned and Unaligned Accesses (32-Bit Bus) ............................... 71

80960JS/JC Device Identification Register ......................................................... 72

Advance Information Datasheet

80960JS/JC 3.3 V Microprocessor

Tables

80960Jx Instruction Set....................................................................................... 13

Pin Description Nomenclature............................................................................. 15

Pin Description — External Bus Signals ............................................................. 16

Pin Description — Processor Control Signals, Test Signals and Power ............. 19

Pin Description — Interrupt Unit Signals ............................................................. 20

132-Lead PGA Pinout — In Signal Order............................................................ 23

132-Lead PGA Pinout — In Pin Order ................................................................ 24

132-Lead PQFP Pinout — In Signal Order ......................................................... 26

132-Lead PQFP Pinout — In Pin Order .............................................................. 27

196-Ball MPBGA Pinout — In Signal Order ........................................................ 30

196-Ball MPBGA Pinout — In Pin Order ............................................................. 31

132-Lead PGA Package Thermal Characteristics...............................................34

196-Ball MPBGA Package Thermal Characteristics ........................................... 34

132-Lead PQFP Package Thermal Characteristics ............................................ 35

Maximum T

at Various Airflows in °C (80960JC) .............................................. 35

Maximum T

at Various Airflows in °C (80960JS)...............................................36

Absolute Maximum Ratings................................................................................. 37

80960JS/JC Operating Conditions ...................................................................... 37

VDIFF Parameters .............................................................................................. 39

80960JS/JC DC Characteristics.......................................................................... 40

80960JS/JC I

Characteristics .......................................................................... 40

80960JS/JC AC Characteristics .......................................................................... 42

Note Definitions for Table 22, “80960JC/JS AC Characteristics” ........................ 44

Boundary-Scan Register Bit Order...................................................................... 67

Natural Boundaries for Load and Store Accesses .............................................. 68

Summary of Byte Load and Store Accesses....................................................... 68

Summary of Short Word Load and Store Accesses............................................ 68

Summary of n-Word Load and Store Accesses (n = 1, 2, 3, 4)........................... 69

80960JS/JC Device Type and Stepping Reference ............................................ 72

Fields of 80960JS/JC Device ID.......................................................................... 73

80960JS/JC Device ID Model Types................................................................... 73

Datasheet Revision History ................................................................................. 74

Advance Information Datasheet

A80960JC-40 Related Products

	A80960JC-40	A80960JC-66	A80960JS-16	A80960JS-33	A80960JC-33	GD80960JC-40	A80960JC-50	NG80960JS-16
Description	RISC Microprocessor, 32-Bit, 40MHz, CMOS, CPGA132, PGA-132	RISC Microprocessor, 32-Bit, 66MHz, CMOS, CPGA132, PGA-132	RISC Microprocessor, 32-Bit, 16MHz, CMOS, CPGA132, PGA-132	RISC Microprocessor, 32-Bit, 33MHz, CMOS, CPGA132, PGA-132	RISC Microprocessor, 32-Bit, 33MHz, CMOS, CPGA132, PGA-132	RISC Microprocessor, 32-Bit, 40MHz, CMOS, PBGA196, MINI, PLASTIC, BGA-196	RISC Microprocessor, 32-Bit, 50MHz, CMOS, CPGA132, PGA-132	RISC Microprocessor, 32-Bit, 16MHz, CMOS, PQFP132, PLASTIC, QFP-132
Is it Rohs certified?	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible
Parts packaging code	PGA	PGA	PGA	PGA	PGA	BGA	PGA	QFP
package instruction	PGA, PGA132,14X14	PGA, PGA132,14X14	PGA, PGA132,14X14	PGA, PGA132,14X14	PGA, PGA132,14X14	BGA, BGA196(UNSPEC)	PGA, PGA132,14X14	BQFP, SPQFP132,1.1SQ
Contacts	132	132	132	132	132	196	132	132
Reach Compliance Code	unknown	unknown	unknown	unknown	unknown	compliant	unknown	compliant
Other features	OPERATING CASE TEMPERATURE 0 TO 100 C	OPERATING CASE TEMPERATURE 0 TO 100 C	OPERATING CASE TEMPERATURE 0 TO 100 C	OPERATING CASE TEMPERATURE 0 TO 100 C	OPERATING CASE TEMPERATURE 0 TO 100 C	OPERATING CASE TEMPERATURE 0 TO 100 C	OPERATING CASE TEMPERATURE 0 TO 100 C	OPERATING CASE TEMPERATURE 0 TO 100 C
Address bus width	32	32	32	32	32	32	32	32
bit size	32	32	32	32	32	32	32	32
boundary scan	YES	YES	YES	YES	YES	YES	YES	YES
maximum clock frequency	20 MHz	33.3 MHz	16 MHz	33.3 MHz	16.67 MHz	20 MHz	25 MHz	16 MHz
External data bus width	32	32	32	32	32	32	32	32
Format	FIXED POINT	FIXED POINT	FIXED POINT	FIXED POINT	FIXED POINT	FIXED POINT	FIXED POINT	FIXED POINT
Integrated cache	NO	NO	NO	NO	NO	NO	NO	NO
JESD-30 code	S-CPGA-P132	S-CPGA-P132	S-CPGA-P132	S-CPGA-P132	S-CPGA-P132	S-PBGA-B196	S-CPGA-P132	S-PQFP-G132
low power mode	YES	YES	YES	YES	YES	YES	YES	YES
Number of terminals	132	132	132	132	132	196	132	132
Package body material	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	PLASTIC/EPOXY	CERAMIC, METAL-SEALED COFIRED	PLASTIC/EPOXY
encapsulated code	PGA	PGA	PGA	PGA	PGA	BGA	PGA	BQFP
Encapsulate equivalent code	PGA132,14X14	PGA132,14X14	PGA132,14X14	PGA132,14X14	PGA132,14X14	BGA196(UNSPEC)	PGA132,14X14	SPQFP132,1.1SQ
Package shape	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE
Package form	GRID ARRAY	GRID ARRAY	GRID ARRAY	GRID ARRAY	GRID ARRAY	GRID ARRAY	GRID ARRAY	FLATPACK, BUMPER
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	225	NOT SPECIFIED	NOT SPECIFIED
power supply	3.3,3.3/5 V	3.3,3.3/5 V	3.3,3.3/5 V	3.3,3.3/5 V	3.3,3.3/5 V	3.3,3.3/5 V	3.3,3.3/5 V	3.3,3.3/5 V
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
speed	40 MHz	66 MHz	16 MHz	33 MHz	33 MHz	40 MHz	50 MHz	16 MHz
Maximum slew rate	267 mA	439 mA	120 mA	250 mA	225 mA	267 mA	330 mA	120 mA
Maximum supply voltage	3.45 V	3.45 V	3.45 V	3.45 V	3.45 V	3.45 V	3.45 V	3.45 V
Minimum supply voltage	3.15 V	3.15 V	3.15 V	3.15 V	3.15 V	3.15 V	3.15 V	3.15 V
Nominal supply voltage	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V
surface mount	NO	NO	NO	NO	NO	YES	NO	YES
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Terminal form	PIN/PEG	PIN/PEG	PIN/PEG	PIN/PEG	PIN/PEG	BALL	PIN/PEG	GULL WING
Terminal location	PERPENDICULAR	PERPENDICULAR	PERPENDICULAR	PERPENDICULAR	PERPENDICULAR	BOTTOM	PERPENDICULAR	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
uPs/uCs/peripheral integrated circuit type	MICROPROCESSOR, RISC	MICROPROCESSOR, RISC	MICROPROCESSOR, RISC	MICROPROCESSOR, RISC	MICROPROCESSOR, RISC	MICROPROCESSOR, RISC	MICROPROCESSOR, RISC	MICROPROCESSOR, RISC
Maker	Intel	Intel	Intel	Intel	-	-	-	Intel
JESD-609 code	e0	e0	e0	e0	e0	-	e0	e0
length	37.08 mm	37.08 mm	37.08 mm	37.08 mm	37.08 mm	-	37.08 mm	24.13 mm
Maximum seat height	4.57 mm	4.57 mm	4.57 mm	4.57 mm	4.57 mm	-	4.57 mm	4.57 mm
Terminal surface	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	-	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)
Terminal pitch	2.54 mm	2.54 mm	2.54 mm	2.54 mm	2.54 mm	-	2.54 mm	0.635 mm
width	37.08 mm	37.08 mm	37.08 mm	37.08 mm	37.08 mm	-	37.08 mm	24.13 mm
Base Number Matches	1	1	1	1	1	1	1	-

Recommended Resources

Practical tone circuit with R4 attached

Isolated sensor bridge system measurement circuit

Mining lamp gas alarm 2

Five frequency standard frequency standard circuit diagram

1000 W sunset control circuit

Constant voltage source with load current up to 5A

51+1302+24c02+three relays+1820+wireless receiving module+wireless transmitting module+four-button universal learning board: 51+1302+24c02+three relays+1820+wireless receiving module+wireless transmitting module+four-button universal control board.The cell phone photo isn't very clear.This version uses SMD resistors, and th...; 用心思考 Buy&Sell

FPGA module partitioning skills: [align=left]Learn the minimalist design method and learn the skills of module design and module division. [/align][align=left]Module division skills are very important. A good module structure can gre...; chop147@qq.com FPGA/CPLD

Be sure to pay attention to safety when driving on the road! Stay away from large vehicles!: This morning, on my way to work, a road that shouldn't have been congested suddenly became congested. I drove to the end of the traffic light and saw a traffic accident. XXXX was lying on the road. Th...; buildele Talking

How to solve this error: ERROR:NgdBuild:604 - logical block 'chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0' with type 'chipscope_ila_0' could not be resolved. A pin name misspelling can cause this, a missing edif or ngc f...; eeleader FPGA/CPLD

About the relationship between electronic design competition and learning subjects~~~: [i=s] This post was last edited by paulhyde on 2014-9-15 08:57 [/i] I am a sophomore majoring in electronics and I want to participate in an electronics design competition. What courses do I need to t...; 雪人001 Electronics Design Contest

LCD screen display effect is related to viewing angle and contrast: In daily business negotiations on LCD displays, many parameters are involved. One of them seems not to be the focus but is very important, which is the "LCD display viewing angle". The viewing angle r...; 罗姆液晶技术站 Integrated technical exchanges

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components