AB-100.0100MHZ-S-AZ-Q35-P datasheet, PDF

Datasheet> All Categories > Passive components> Crystal/resonator> AB-100.0100MHZ-S-AZ-Q35-P

AB-100.0100MHZ-S-AZ-Q35-P: DescriptionSeries - 5Th Overtone Quartz Crystal, 100.01MHz Nom, ROHS COMPLIANT, RESISTANCE WELDED, HC49/U, 2 PIN; CategoryPassive components Crystal/resonator; File Size2MB，4 Pages; ManufacturerAbracon; Websitehttp://www.abracon.com/index.htm; Environmental Compliance

Download Datasheet Parametric View All

AB-100.0100MHZ-S-AZ-Q35-P Overview

Series - 5Th Overtone Quartz Crystal, 100.01MHz Nom, ROHS COMPLIANT, RESISTANCE WELDED, HC49/U, 2 PIN

AB-100.0100MHZ-S-AZ-Q35-P Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	1722422894
package instruction	ROHS COMPLIANT, RESISTANCE WELDED, HC49/U, 2 PIN
Reach Compliance Code	compliant
Country Of Origin	Mainland China
YTEOL	6.32
Other features	FOAM PACK
Ageing	5 PPM/FIRST YEAR
Crystal/Resonator Type	SERIES - 5TH OVERTONE
Drive level	100 µW
frequency stability	0.005%
frequency tolerance	50 ppm
JESD-609 code	e3
Manufacturer's serial number	AB
Installation features	THROUGH HOLE MOUNT
Nominal operating frequency	100.01 MHz
Maximum operating temperature	60 °C
Minimum operating temperature	-10 °C
physical size	L11.5XB5.0XH13.46 (mm)/L0.453XB0.197XH0.53 (inch)
Series resistance	80 Ω
surface mount	NO
Terminal surface	Matte Tin (Sn) - with Nickel (Ni) barrier

Preview

Download Datasheet

View All

HC49/U Crystal

FEATURES:

• High precision availability

• Resistance welded

• Ideal for large pullability application

• Wide frequency range

RoHS

Compliant

APPLICATIONS:

• CPU, Memory

• Computer, printer

• Data communication (1MHz)

• Data input - output machine (1MHz)

11.5 x 5.0 x 13.46mm

| | | | | | | | | | | | | | |

STANDARD SPECIFICATIONS:

Parameters

Frequency Range

Operation Mode

Operating Temperature

Storage Temperature

Frequency Tolerance @+25°C

Frequency Stability over the

Operating temperature

(

ref. to

+25°C)

Equivalent series resistance

(R1)

Shunt capacitance

(C0)

Load capacitance

(CL)

Drive Level

Aging@25°C±3°C

Insulation Resistance

Drive level

dependency (DLD),

minimum 7 points tested: from

1µW to 500µW.

-55

-50

-100

Minimum

1.8432

Typical

Maximum

Units

MHz

Notes

HC49/U

1.8432MHz – 40.000MHz

20.00MHz – 100.00MHz

100.00MHz – 150.00MHz

120.00MHz – 200.00MHz

See options

-----

40.000

Fundamental

Overtone

-----

+70

-----

+125

-----

+50

-----

+100

ºC

ppm

See table 1 below

Ω

-----

100

1000

µW

-----

±5

ppm

500

-----

Ω

Change in frequency

(Maximum

- Minimum) over

DLD range < ±10ppm;

Change in ESR

(Maximum

- Minimum) over DLD

range < 25% of Max ESR

value;

Maximum ESR over DLD range < Max ESR

value.

See options

First

year

@100Vdc±15V

Table 1

FREQUENCY

1.8432MHz - 1.999MHz

2.000MHz - 2.399MHz

2.400MHz - 2.999MHz

3.000MHz - 3.699MHz

3.700MHz - 4.199MHz

4.200MHz - 4.899MHz

4.900MHz - 5.999MHz

6.000MHz - 7.999MHz

8.000MHz - 9.999MHz

10.000MHz - 12.499MHz

12.50MHz - 40.00MHz

20.00MHz - 100.00MHz

100.01MHz - 150.00MHz

120.00MHz – 200.00MHz

Operation Mode

ESR (Ω) max

750

550

350

200

100

120

Fundamental

3rd OT

5th OT

7th OT

ABRACON IS

ISO 9001:2008

ISO 9001 / QS 9000

CERTIFIED

Revised: 03.22.12

30332 Esperanza, Rancho Santa Margarita, California 92688

tel 949-546-8000

fax 949-546-8001

| www.abracon.com

Visit www.abracon.com for Terms & Conditions of Sale

Recommended Resources

Crystal symbol and equivalent RLC circuit

Practical multifunctional clock control circuitb

LM378 two-channel audio power amplifier circuit with adjustment circuit

A 365-base counter

Full wave control circuit of series motor

Computer motherboard circuit diagram 830_02

EEWORLD mobile version page complaints: [font=微软雅黑]Hi, everyone! [/font][font=微软雅黑] [/font][font=微软雅黑] [/font][font=微软雅黑] Have you ever logged into a forum using your mobile phone? Have you ever replied to a netizen's post using your mobile...; eric_wang Talking

TI DSP memory space allocation and designation: [size=4] In CCS programming, if we do not specify the storage location of variables/codes, the compiler will automatically assign a location to the variables/codes. But if sometimes we need to put the...; Jacktang Microcontroller MCU

A Transformer Design on LTspice: This is a transformer flyback circuit that my teacher gave me. I want to know the function of each part of this circuit, and want to select the optimal inductance value on the transformer coil, as wel...; Decim Analog electronics

I accidentally got to know another administrator: [align=center]EEWORLD Xiang Nong [/align][align=left][size=4]Xiang Nong, deputy editor-in-chief of EEWORLD. He was called "one of the two journalists that China can talk to" by Intel Chairman Barrett;...; open82977352 Talking

Urgent help: CPLD has two pwm output pins and cannot detect signals.: module pwm_f2 (clk,rst,pwm1,pwm2,clk_div); input rst; input clk; output reg pwm1; output reg pwm2; output reg clk_div; reg[19:0]cnt; always@(posedge clk or negedge rst) if (!rst) cnt 0) && (dead_cnt<2...; 824653578 FPGA/CPLD

APA600 core current abnormality: I chose the APA600 chip, but when the device is heated, the core power consumption goes up. I measured that the current is about 14mA higher, and it is normal when the temperature drops. If anyone has...; ZQ0313023 FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components