EEWORLDEEWORLDEEWORLD

Part Number

Search

1812N561M101N

Description
Ceramic Capacitor, Multilayer, Ceramic, 100V, 20% +Tol, 20% -Tol, C0G, 30ppm/Cel TC, 0.00056uF, Surface Mount, 1812, CHIP
CategoryPassive components    capacitor   
File Size56KB,4 Pages
ManufacturerNovacap
Websitehttps://www.novacap.eu/en/
Download Datasheet Parametric View All

1812N561M101N Overview

Ceramic Capacitor, Multilayer, Ceramic, 100V, 20% +Tol, 20% -Tol, C0G, 30ppm/Cel TC, 0.00056uF, Surface Mount, 1812, CHIP

1812N561M101N Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
Objectid2096335725
package instruction, 1812
Reach Compliance Codecompliant
Country Of OriginMainland China, USA
ECCN codeEAR99
YTEOL5.61
capacitance0.00056 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high1.65 mm
JESD-609 codee3
length4.57 mm
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance20%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-25 °C
Package shapeRECTANGULAR PACKAGE
Package formSMT
method of packingBULK
positive tolerance20%
Rated (DC) voltage (URdc)100 V
size code1812
surface mountYES
Temperature characteristic codeC0G
Temperature Coefficient30ppm/Cel ppm/°C
Terminal surfaceMatte Tin (Sn) - with Nickel (Ni) barrier
Terminal shapeWRAPAROUND
width3.18 mm
COG - COMMERCIAL - 16Vdc to 10KVdc
Ultra stable Class I dielectric (EIA COG) or NPO:
linear temperature coefficient, low loss,
stable electrical properties with time, voltage and frequency. Designed for surface mount
application with nickel barrier termination suitable for solder wave, vapor phase or reflow
solder board attachment. Also available with silver-palladium terminations for hybrid use
with conductive epoxy. COG chips are used in precision circuitry requiring Class I stability.
CAPACITANCE & VOLTAGE SELECTION FOR POPULAR CHIP SIZES
3 digit code: two significant digits, followed by number of zeros eg: 183 = 18,000 pF. R denotes decimal, eg. 2R7 = 2.7 pF
SIZE
Min Cap
0402 0504 0603 0805 1005 1206 1210 1515
0R3
.
024
1808
5R0
.065
393
333
223
153
103
682
472
472
472
392
392
222
122
821
391
221
5R0
.080
393
333
273
223
153
103
562
472
472
472
472
332
182
122
471
271
x
1812
100
.065
563
563
393
273
183
153
103
103
103
822
822
472
272
182
821
471
100
.100
563
563
393
393
273
223
153
123
123
103
103
822
472
272
122
821
x
1825
150
.080
104
104
104
683
473
393
223
223
223
183
183
103
562
272
122
681
391
150
.140
104
104
104
823
683
563
473
333
273
183
183
153
103
562
222
122
821
x
0R5
.044
222
182
152
152
821
561
0R3
.035
152
122
102
102
561
331
0R5
.054
562
472
392
392
182
152
821
821
821
681
681
471
0R5
.054
822
682
562
562
272
222
122
122
122
102
102
391
3R0
.064
153
123
123
103
562
392
272
182
182
152
152
102
561
391
5R0
.065
273
273
223
183
103
822
472
472
472
392
392
222
122
821
3R0
.130
473
393
333
333
223
223
153
103
822
682
682
562
392
272
122
681
Tmax
16V
25V
V O LTA G E
271
221
181
181
101
560
50V
100V
200V
250V
300V
400V
500V
CAP
MAX
&
600V
800V*
1000V*
1500V*
2000V*
3000V*
4000V*
5000V*
6000V*
7000V*
8000V*
9000V*
10000V*
Note:
“ x ”
denotes a special
thickness
(see Tmax
row above).
An
X is required in the part number. Please
refer to page 10 for
how to order.
* Units rated above 800V may require conformal coating in use to preclude arcing over the chip surface
NOTE: REFER TO PAGES 10 & 11 FOR ORDERING INFORMATION
12
.
www.
N O V A C A P
.
com
12
Push-pull and half-bridge issues
[size=14px]【Ask if you don’t understand】[/size] [size=14px]In the push-pull circuit in the figure, [/size] [size=14px]when the base level is high, the upper tube 9013 is turned on and the lower tube 9...
shaorc Power technology
Show your design plan + find your target at four o'clock
I have been wanting to post this collection for a long time. I have been busy with my life... Yesterday morning, I heard that the plane lost contact. I silently prayed for the passengers on board and ...
sjtitr stm32/stm8
Let's talk about the analysis of C++ constructors and destructors
When creating an object, it is often necessary to do some initialization work, such as assigning initial values to data members. Note that data members of a class cannot be initialized when declaring ...
Jacktang Microcontroller MCU
Medium Voltage Power Line Communication Technology
Author: Qiu Ben, Wang Jianshan, Xiuming, Department of Electronic Engineering, Tsinghua University Readings: 69 Citations: 0 Published on: 2006-08-09 10:44 Source: Electronics WorldAbstract: This pape...
fighting Industrial Control Electronics
ucosiii—OSSchedLock() function question! Help! Thank you!
[b]I wrote a piece of ucosiii code[/b] [b]The code expects two lights to flash alternately, but it does not happen. Why? [/b] [b]This function: BSP_LED_Toggle(); performs the inversion operation. [/b]...
syw828 Real-time operating system RTOS
Can the PLL output be connected to a normal IO port by setting global clock constraints?
I am doing a course design recently. When reading sdram, I use pll to multiply the frequency to generate sdram clock (100M). However, I found that the sdram interface of the board at hand is a common ...
seaundersky FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1197  2220  2920  987  1418  25  45  59  20  29 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号