EEWORLDEEWORLDEEWORLD

Part Number

Search

B37871A1222J072

Description
CAPACITOR, CERAMIC, MULTILAYER, 100V, C0G, 0.0022uF, SURFACE MOUNT, 1206, CHIP
CategoryPassive components    capacitor   
File Size184KB,30 Pages
ManufacturerTDK Corporation
Websitehttp://www.tdk.com
Download Datasheet Parametric View All

B37871A1222J072 Overview

CAPACITOR, CERAMIC, MULTILAYER, 100V, C0G, 0.0022uF, SURFACE MOUNT, 1206, CHIP

B37871A1222J072 Parametric

Parameter NameAttribute value
Objectid1732585876
package instruction, 1206
Reach Compliance Codeunknown
ECCN codeEAR99
capacitance0.0022 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
Manufacturer's serial numberB37871
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance5%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
method of packingTR, BLISTER, 13 INCH
positive tolerance5%
Rated (DC) voltage (URdc)100 V
size code1206
surface mountYES
Temperature characteristic codeC0G
Temperature Coefficient30ppm/Cel ppm/°C
Terminal shapeWRAPAROUND
Multilayer Ceramic Capacitors
Series/Type:
B37941
The following products presented in this data sheet are being withdrawn.
Ordering Code
B37931A0224K060
B37931A0224K070
B37941A0224K060
Substitute Product
Date of Withdrawal
2008-08-01
2008-08-01
2008-08-01
Deadline Last
Orders
2009-07-31
2009-07-31
2009-07-31
Last Shipments
2009-10-31
2009-10-31
2009-10-31
Why can't the wireless network card get all the data?
It's the ndisprot example that comes with DDK. I bind a wired network card and install ndisprot drivers on both machines. One sends, one receives, (wired to wired) everything is OK. I send a packet fi...
moto_jfx Embedded System
FPGA implementation of sliding average filtering algorithm and LZW compression algorithm.pdf
FPGA implementation of sliding average filtering algorithm and LZW compression algorithm.pdf...
zxopenljx FPGA/CPLD
Several commonly used anti-reverse connection protection circuits
[i=s]This post was last edited by Baboerben on 2020-4-24 20:38[/i]1. Usually, the DC power input reverse connection protection circuit uses the unidirectional conductivity of the diode to achieve reve...
灞波儿奔 Analogue and Mixed Signal
The following error message appears during compilation. What is this error? Thank you.
When compiling the Verilog program, the following error occurs. What is this error? ? ? Thank you. My project is placed in the English directory....
江汉大学南瓜 FPGA/CPLD
Could you please tell me what the % ! etc. in the function mean?
What do the % ! and so on in the function mean? This function can be passed by the Diab compiler, but not by the Green Hills Multi compiler. It should be a PowerPC instruction or an assembly instructi...
xiaoshahai9 Embedded System
Recruiting part-time 51/MSP430/STM32 MCU programmers
Familiar with 51/MSP430/STM32 or more MCU development, proficient in C language programming; protues simulation, sufficient spare time, strong desire to learn, please contact QQ253890403...
victory888 Recruitment

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1974  1988  1300  2149  1301  40  41  27  44  34 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号