NOTES: (1) Gain inaccuracy is the percent error between the actual and ideal gain selected. It may be externally adjusted to zero for gains of 10 and 100. (2) Offset
voltage can be adjusted for any one channel. Adjustment affects temperature drift by approximately
±0.3µV/°C
for each 100µV of offset adjusted. (3) Voltage on the
logic threshold control pin, VLTC, adjusts the threshold for “Low” and “High” logic levels. (4) Total time to settle equals switching time plus settling time of the newly
selected gain.
The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes
no responsibility for the use of this information, and all use of such information shall be entirely at the user’s own risk. Prices and specifications are subject to change
without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant
any BURR-BROWN product for use in life support devices and/or systems.
®
3
PGA102
PIN CONFIGURATION
Top View
DIP
X10 Select
X100 Select
Logic Threshold Control
Common Force
Common Sense
V
IN1
(X1)
V
IN2
(X10)
V
IN3
(X100)
1
2
3
4
5
6
7
8
16 +V
CC
15 V
OUT
14 NC
(1)
13 –V
CC
12 Offset Adjust
11 Offset Adjust
10 Gain Adjust (X10)
9
Gain Adjust (X100)
NOTE: (1) No Internal Connection.
ABSOLUTE MAXIMUM RATINGS
Power Supply ....................................................................................
±18V
Input Voltage Range: Analog ............................................................
±V
CC
Digital ................................. (V
PIN 3
– 5.6V) to +V
CC
Storage Temperature Range: G Package .................... –65°C to +150°C
P Package ..................... –55°C to +125°C
Lead Temperature (soldering, 10s) ............................................... +300°C
Output Short Circuit Duration .............................. Continuous to Common
Junction Temperature: G Package ............................................... +175°C
P Package ................................................ +110°C
PACKAGE INFORMATION
MODEL
PGA102AG
PGA102BG
PGA102SG
PGA102KP
PACKAGE
16-Pin Hermetic DIP
16-Pin Hermetic DIP
16-Pin Hermetic DIP
16-Pin Plastic DIP
PACKAGE DRAWING
NUMBER
(1)
109
109
109
180
NOTE: (1) For detailed drawing and dimension table, please see end of data
京公网安备 11010802033920号
EEWORLD
