EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

SOT-SOT143LF-03-C015-JG

Description
Array/Network Resistor, Isolated, 0.25W, 49900ohm, 100V, 5% +/-Tol, 25ppm/Cel, Surface Mount, 0512, SOT143, ROHS COMPLIANT
CategoryPassive components    The resistor   
File Size685KB,4 Pages
ManufacturerTT Electronics plc
Websitehttp://www.ttelectronics.com/
Environmental Compliance
Download Datasheet Parametric View All

SOT-SOT143LF-03-C015-JG Overview

Array/Network Resistor, Isolated, 0.25W, 49900ohm, 100V, 5% +/-Tol, 25ppm/Cel, Surface Mount, 0512, SOT143, ROHS COMPLIANT

SOT-SOT143LF-03-C015-JG Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid7026190011
package instructionSOT143, ROHS COMPLIANT
Reach Compliance Codecompliant
ECCN codeEAR99
YTEOL7.1
structureChip
Component power consumption0.1 W
The first element resistor49900 Ω
JESD-609 codee3
Installation featuresSURFACE MOUNT
Network TypeISOLATED
Number of components1
Number of functions2
Number of terminals4
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package height0.889 mm
Package length1.295 mm
Package shapeRECTANGULAR PACKAGE
Package formSMT
Package width2.92 mm
method of packingTR
Rated power dissipation(P)0.25 W
Rated temperature70 °C
resistance49900 Ω
Resistor typeARRAY/NETWORK RESISTOR
Second/last element resistor49900 Ω
size code0511
surface mountYES
technologyTHIN FILM
Temperature Coefficient25 ppm/°C
Temperature coefficient tracking2 ppm/°C
Terminal surfaceMatte Tin (Sn)
Terminal shapeGULL WING
Tolerance5%
Operating Voltage100 V
Please tell me how to simulate PLL in modelsim
I'm working on something now, which uses PLL and triples the clock: PLL39MHzx3 PLL39MHzx3_M( .inclk0(DSP39MHz), .c0(CLK_M) ); It works fine when downloaded to FPGA. However, when I use modelsim to sim...
astwyg FPGA/CPLD
Regarding LM4F232, please help
[b]The underlying library function of CFAL9664B-F-B1:[/b] [color=#0080][font=Arial][size=6]cfal96x64x16.c[/size][/font][/color] Please explain or provide information....
benbending Microcontroller MCU
[Repost] PCB design process (newbies must read)
[Repost] PCB design process (must read for novices) For more exciting information, please visit: [url]http://www.51dz.com/index.asp?i=wen3329[/url] The basic design process of general PCB is as follow...
hcbhcbhcbhcb MCU
[Help] Help, 430F149 self-modification code problem?
My device is used in vehicles, and uses the 149 internal information segment and unused program code area to store information. After installing it, within a few days, the devices started to have prob...
Hellenlee Microcontroller MCU
[Q&A] A novice asks for help: How are analog ground and digital ground divided?
As the title says, how are analog ground and digital ground divided?...
桂花篜 Analog electronics
How to consider the technology, cost and market of FPGA products?
[b]EDN China: FPGA relies on improving production technology to reduce costs, but at the same time, the power consumption of the chip will increase. How does Altera solve this problem? [/b] [b]Jordan ...
songbo FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1968  1346  1193  2490  2016  40  28  25  51  41 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号