EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

LD036A1R8CAB4A

Description
Ceramic Capacitor, Multilayer, Ceramic, 6.3V, 13.89% +Tol, 13.89% -Tol, C0G, 30ppm/Cel TC, 0.0000018uF, Surface Mount, 0603, CHIP
CategoryPassive components    capacitor   
File Size69KB,1 Pages
ManufacturerAVX
Download Datasheet Parametric View All

LD036A1R8CAB4A Overview

Ceramic Capacitor, Multilayer, Ceramic, 6.3V, 13.89% +Tol, 13.89% -Tol, C0G, 30ppm/Cel TC, 0.0000018uF, Surface Mount, 0603, CHIP

LD036A1R8CAB4A Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
Objectid2032515837
package instruction, 0603
Reach Compliance Codenot_compliant
ECCN codeEAR99
YTEOL8.05
capacitance0.0000018 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high0.86 mm
JESD-609 codee0
length1.6 mm
Manufacturer's serial numberLD
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance13.8889%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
Package formSMT
method of packingTR, PAPER, 13 INCH
positive tolerance13.8889%
Rated (DC) voltage (URdc)6.3 V
seriesLD03(6.3V-50V,A)
size code0603
surface mountYES
Temperature characteristic codeC0G
Temperature Coefficient30ppm/Cel ppm/°C
Terminal surfaceTin/Lead (Sn/Pb) - with Nickel (Ni) barrier
Terminal shapeWRAPAROUND
width0.81 mm
Recruiting BMS system test engineers Annual salary: 200,000-350,000 | Experience: more than 3 years | Work location: Baoding, Wuxi
Job Responsibilities: 1. Develop BMS software and system test plans;2. Build battery simulation equipment and HIL test environment, implement test tasks, and complete test reports;3. Develop PACK-leve...
ViviWong Recruitment
AT24C02 assembly reading and writing program
I wrote a AT24C02 read and write program that can be called as a subroutine [[i] This post was last edited by fnsheng on 2009-6-17 09:18 [/i]]...
fnsheng Microchip MCU
The pros and cons of chip design outsourcing
Semiconductor manufacturing is traditionally divided into four processes: design, manufacturing, packaging, and testing. From the perspective of technical content and cost, the design and manufacturin...
settleinsh FPGA/CPLD
Digital Communication FPGA Development and Design Platform.pdf
Digital Communication FPGA Development and Design Platform.pdf...
zxopenljx FPGA/CPLD
Interoperability is the key to Bluetooth's success
“Being able to communicate with other manufacturers’ Bluetooth chips is crucial to realizing its huge potential,” said Svenn-Tore Larsen , CEO of NORDIC .Bluetooth was adopted in June 2010Since V4.0 ,...
nordic RF/Wirelessly
AVR microcontroller port second function multiplexing problem? Urgent....
In the ATmega48 microcontroller, port PB0 is set as a 16-bit timer/counter with capture function. After capturing the rising edge of the input pulse, it enters the interrupt program. Can I read the st...
a8200845 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 23  2163  140  2560  1059  1  44  3  52  22 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号