Philips Semiconductors
Product specification
Low power clock/calendar
1 FEATURES
•
I
2
C-bus interface operating supply voltage: 2.5 to 6.0 V
•
Clock operating supply voltage (T
amb
= 0 to +70
°C):
1.0 to 6.0 V
•
8 bytes scratchpad RAM (when alarm not used)
•
Data retention voltage: 1.0 to 6.0 V
•
External RESET input resets I
2
C interface (only)
•
Operating current (f
scl
= 0 Hz, 32 kHz time base,
V
DD
= 2.0 V): typ. 1
µA
•
Clock function with four year calendar
•
Universal timer with alarm and overflow indication
•
24 or 12 hour format
•
32.768 kHz or 50 Hz time base
•
Serial input/output bus (I
2
C-bus)
•
Automatic word address incrementing
•
Programmable alarm, timer and interrupt function
•
Space-saving SO8 package available
•
Slave address:
– READ A3
– WRITE A2.
3 QUICK REFERENCE DATA
SYMBOL
V
DD
I
DD
I
DD
T
amb
T
stg
PARAMETER
supply voltage operating mode
supply current operating mode
supply current clock mode
operating ambient temperature
storage temperature
CONDITIONS
I
2
C-bus active
I
2
C-bus inactive
f
scl
= 100 kHz
f
scl
= 0 Hz; V
DD
= 5 V
f
scl
= 0 Hz; V
DD
= 2 V
MIN.
2.5
1.0
−
−
−
−40
−65
−
−
−
4.0
1.0
−
−
TYP.
2
GENERAL DESCRIPTION
PCF8593
The PCF8593 is a CMOS clock/calendar circuit, optimized
for low power consumption. Addresses and data are
transferred serially via the two-line bidirectional I
2
C-bus.
The built-in word address register is incremented
automatically after each written or read data byte.
The built-in 32.768 kHz oscillator circuit and the first 8
bytes of RAM are used for the clock/calendar and counter
functions. The next 8 bytes may be programmed as alarm
registers or used as free RAM space.
MAX.
6.0
6.0
200
15.0
8.0
+85
+150
V
V
UNIT
µA
µA
µA
°C
°C
4 ORDERING INFORMATION
TYPE
NUMBER
PCF8593P
PCF8593T
PACKAGE
NAME
DIP8
SO8
DESCRIPTION
plastic dual in-line package; 8 leads (300 mil)
plastic small outline package; 8 leads; body width 3.9 mm
VERSION
SOT97-1
SOT96-1
1997 Mar 25
3
Philips Semiconductors
Product specification
Low power clock/calendar
7
FUNCTIONAL DESCRIPTION
PCF8593
a second, seconds, minutes, hours or days. Days are
counted when an alarm is not programmed.
Whenever an alarm event occurs the alarm flag of the
control/status register is set. A timer alarm event will set
the alarm flag and an overflow condition of the timer will set
the timer flag. The open-drain interrupt output is switched
on (active LOW) when the alarm or timer flag is set
(enabled). The flags remain set until directly reset by a
write operation.
When the alarm is disabled (Bit 2 of control/status
register = 0) the alarm registers at addresses 08 to 0F may
be used as free RAM.
7.3
Control/status register
The PCF8593 contains sixteen 8-bit registers with an 8-bit
auto-incrementing address register, an on-chip
32.768 kHz oscillator circuit, a frequency divider and a
serial two-line bidirectional I
2
C-bus interface.
The first 8 registers (memory addresses 00 to 07) are
designed as addressable 8-bit parallel registers. The first
register (memory address 00) is used as a control/status
register. The memory addresses 01 to 07 are used as
counters for the clock function. The memory addresses
08 to 0F may be programmed as alarm registers or used
as free RAM locations.
7.1
Counter function modes
When the control/status register is programmed, a
32.768 kHz clock mode, a 50 Hz clock mode or an
event-counter mode can be selected.
In the clock modes the hundredths of a second, seconds,
minutes, hours, date, month (four year calendar) and
weekday are stored in a BCD format. The timer register
stores up to 99 days. The event counter mode is used to
count pulses applied to the oscillator input (OSCO left
open-circuit). The event counter stores up to 6 digits of
data.
When one of the counters is read (memory locations
01 to 07), the contents of all counters are strobed into
capture latches at the beginning of a read cycle. Therefore,
faulty reading of the count during a carry condition is
prevented.
When a counter is written, other counters are not affected.
7.2
Alarm function modes
The control/status register is defined as the memory
location 00 with free access for reading and writing via the
I
2
C-bus. All functions and options are controlled by the
contents of the control/status register (see Fig.3).
7.4
Counter registers
In the clock modes 24 h or 12 h format can be selected by
setting the most significant bit of the hours counter
register. The format of the hours counter is shown in Fig.5.
The year and date are packed into memory location 05
(see Fig 6). The weekdays and months are packed into
memory location 06 (see Fig.7). When reading these
memory locations the year and weekdays are masked out
when the mask flag of the control/status register is set.
This allows the user to read the date and month count
directly.
In the event-counter mode events are stored in BCD
format. D5 is the most significant and D0 the least
significant digit. The divider is by-passed.
In the different modes the counter registers are
programmed and arranged as shown in Fig.4. Counter
cycles are listed in Table 1.
By setting the alarm enable bit of the control/status register
the alarm control register (address 08) is activated.
By setting the alarm control register a dated alarm, a daily
alarm, a weekday alarm or a timer alarm may be
programmed. In the clock modes, the timer register
(address 07) may be programmed to count hundredths of
1997 Mar 25
5
Test/Measurement
京公网安备 11010802033920号
EEWORLD
