530MB180M000BGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530MB180M000BGR

530MB180M000BGR: DescriptionLVPECL Output Clock Oscillator, 180MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530MB180M000BGR Overview

LVPECL Output Clock Oscillator, 180MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530MB180M000BGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	180 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

Simple 2051 microcontroller computer remote control circuit diagram

Preamplifier with extremely low leakage current

Silicon temperature A/D converter circuit

Street light electrical control

Color TV remote control 33

One-way thyristor energy consumption braking circuit (1)

Awesome Android system application development examples: 13. The development project practice of Tencent Weibo based on Android is very detailed. Size: 491M Link: [url] http://pan.baidu.com/share/link?shareid=1894302245&uk=1781566021[/url] Password: wp05 14...; 楞伽山人 Linux and Android

FPGA data protection method when the system is powered off: From consumer electronics to industrial control equipment, more and more systems are using FPGAs. These applications usually require the device to store some data when the power is off, such as calibr...; eeleader FPGA/CPLD

Can anyone give me a way to not feel sleepy at noon?: I feel sleepy after lunch. Can anyone provide a solution without taking a lunch break? :time:...; 白丁 Talking

Can an expert give me a MAX188 driver? I beg you!!!: [i=s] This post was last edited by paulhyde on 2014-9-15 09:23 [/i] Can someone please provide a C language driver for MAX188? It will help~~~...; zxllove23 Electronics Design Contest

Design of RFID reader system using MF RC500 reader and AT89S51 microcontroller: 1 Introduction 　　RFID is the abbreviation of Radio Frequency Identification, also known as electronic tag, which is a technology that uses radio frequency signals to achieve contactless information tr...; Aguilera RF/Wirelessly

There was a problem with the SMS applet: I wrote a simple SMS sending program in evc SMS_HANDLE smsHandle; HRESULT hr = SmsOpen(SMS_MSGTYPE_TEXT, SMS_MODE_SEND, &smsHandle, NULL); ASSERT(hr == ERROR_SUCCESS);//Simplified code, no error handl...; frankie17 Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components